#### SDLS040

### TRIPLE 3-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

DECEMBER 1983-REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices contain three independent 3-input NAND gates with open-collector outputs. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher VOH levels.

The SN5412 and SN54LS12 are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125 $^{\circ}\text{C}$ . The SN7412 and SN74LS12 are characterized for operation from 0°C to 70°C.

#### FUNCTION TABLE (each gate)

	VPUT	s	OUTPUT
Д	В	¢	Y
Н	Н_	Н	L
L	Х	x	н
x	L	x	н
х	Х	L	H

### logic symbol†




 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

SN5412, SN54LS12...J OR W PACKAGE SN7412...N PACKAGE SN74LS12...D OR N PACKAGE (TOP VIEW)


1A	Пı	14	VCC
1B	<b>□</b> 2	13	1C
2A	□3	12	1Y
2B	□₄	11	3C
2C	₫5	10	3B
2Y	<b>□</b> 6	⊈e	3A
GND	<b>□</b> 7	8	3Y

SN54LS12 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection

#### logic diagram (positive logic)




# TRIPLE 3-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

#### schematics (each gate)



Resistor values shown are nominal.



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
Input voltage: '12	, 5.5 V
Operating free-air temperature: SN54'	
\$N74'	
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

### SN5412, SN5412 TRIPLE 3-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

#### recommended operating conditions

		SN5412			SN7412			
	MIN	MIN NOM MAX MIN NOM MAX			MAX	JUNIT		
V <sub>CC</sub> Supply voltage	4.5	5	5,5	4.75	5	5,25	V	
VIH High-level input voltage	2			2		·	V	
V <sub>IL</sub> Low-level input voltage			8.0			8.0	V	
VOH High-level output voltage			5.5			5,5	V	
IOL Low-level output current			16			16	mΑ	
TA Operating free-air temperature	- 55		125	0		70	∘c	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS†	SN5412	SN7412	Ī
PARAMETER	LEST CONDITIONS	MIN TYPI MAX	MIN TYPI MAX	UNIT
Vik	VCC = MIN, II = -12 mA	-1.5	- 1.5	٧
la	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 5.5 V		0.25	
<b>1</b> ОН	$V_{CC} = MIN$ , $V_{IL} = 0.7 \text{ V}$ , $V_{OH} = 5.5 \text{ V}$	0.25		mA
VOL	VCC = MIN, VIH = 2 V, IOL = 16 mA	0.2 0.4	0.2 0.4	٧
11	VCC = MAX, VI = 5.5 V	1	1	mA
јін	$V_{CC} = MAX$ , $V_I = 2.4 V$	40	40	μΑ
l <sub>IL</sub>	$V_{CC} = MAX$ , $V_I = 0.4 V$	-1.6	-1.6	mA
ГССН	$V_{CC} = MAX$ , $V_I = 0$	3 6	3 6	mA
CCL	$V_{CC} = MAX$ , $V_{I} = 4.5 V$	9 16.5	9 16.5	mA

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### switching characteristics, VCC = 5 V, TA = 25°C (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	TYP	MAX	UNIT	
tpLH	A, B or C	· ·	$R_L = 4 \text{ k}\Omega$ ,	C <sub>L</sub> = 15 pF		35	45	nş
tPHL.	I	_ '	R <sub>L</sub> = 400 Ω,	CL = 15 pF		8	15	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

# SN54LS12, SN74LS12 TRIPLE 3-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

#### recommended operating conditions

		SN54LS12			\$N74LS12			
	MIN NOM MAX MIN NOM MAX	MAX	TINU					
VCC Supply voltage	4.5	5	5,5	4.75	5	5.25	V	
VIH High-level input voltage	2			2			٧	
VIL · Low-level input voltage			0.7			0.8	v	
VOH High-level output voltage			5.5			5.5	٧	
IOL Low-level output current			4			. 8	mΑ	
TA Operating free-air temperature	<b>– 55</b>		125	0		70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			\$N74LS12							
		TEST CONDITIONS †				MAX	MIN	TYP\$	MAX	UNIT
VIK	V <sub>CC</sub> = MIN,	I <sub>1</sub> = 18 mA				- 1.5			- 1.5	٧
<sup>I</sup> он	V <sub>CC</sub> = MIN,	VIL = MAX,	V <sub>OH</sub> = 5.5 V			0.1			0.1	πА
	V <sub>CC</sub> = MIN,	V <sub>1H</sub> = 2 V,	1 <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	v
VOL	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 8 mA					0.35	0.5	
11	V <sub>CC</sub> = MAX,	V <sub> </sub> = 7 V				<b>0</b> .1			0.1	mA
Чн	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				20			20	μА
l <sub>IL</sub>	V <sub>CC</sub> = MAX,	V <sub> </sub> = 0.4 V				- 0.4			- 0.4	mA
ICCH	V <sub>CC</sub> = MAX,	VI = 0			- 0.7	1.4		0,7	1.4	mA
<sup>1</sup> CCL	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 4.5 V			1,8	3,3		1,8	3,3	mΑ

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 2)

PARAMETER	FROM TO		TEST CONDITIONS	MIN TYP	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	1111	max	O.V.
tPLH	A, B or C	· ·	R <sub>L</sub> = 2 kΩ, C <sub>L</sub> = 15 pF	17	32	ns
tPHL.	1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•	11 = 2 x x 2 ,	15	28	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





17-Mar-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN7412N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74LS12D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70		
SN74LS12D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70		
SN74LS12DR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70		
SN74LS12DR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70		
SN74LS12N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74LS12N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74LS12N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74LS12N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

17-Mar-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

