SN54194, SN54LS194A, SN54S194, SN74194, SN74LS194A, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

MARCH 1974-REVISED MARCH 1988

- Parallel Inputs and Outputs
- Four Operating Modes:

Synchronous Parallel Load Right Shift Left Shift Do Nothing

- Positive Edge-Triggered Clocking
- Direct Overriding Clear

TYPE	TYPICAL MAXIMUM	TYPICAL POWER
	CLOCK	DISSIPATION
194	36 MHz	195 mW
'L\$194A	36 MHz	75 mW
'S194	105 MHz	425 mW

description

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Inhibit clock (do nothing)
Shift right (in the direction Q_A toward Q_D)
Shift left (in the direction Q_D toward Q_A)
Parallel (broadside) load

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, SO and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.


Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the shift register is inhibited when both mode control inputs are low. The mode controls of the SN54194/SN74194 should be changed only while the clock input is high.

SN54194, SN54LS194A, SN54S194 . . . J OR W PACKAGE SN74194 . . . N PACKAGE SN74LS194A, SN74S194 . . . D OR N PACKAGE (TOP VIEW)


	_		
CLR		\bigcup_{16}	□ vcc
SR SER	□2	15	Q _A
Α	□3	14	□ов
В		13	Ωc
¢	□5	12	_ a _D
D	□6	11	CLK
SL SER	٦٦	10	_ S1
GND		9] \$ 0

SN54LS194A, SN54S194 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


FUNCTION TABLE

				INPUT	S						QUT	PUTS	
	MC	DE	01.00%	SE	HAL		PARA	LLE			_		2
CLEAR	S1	SO	CLOCK	LEFT	RIGHT	Α	В	С	٥	QA	QB	σc	ΩD
L	х	Х	х	Х	Х	х	Х	Х	X	L	L	L	r
H	х	X	L	х	X	×	Х	Х	Х	Q _{A0}	a_{B0}	a_{co}	a _{D0}
н	Н	Н	t	х	х	a	b	c	d	a	b	c	đ
н	L	н	†	Х	H.	×	X	×	×	н	α_{An}	Q_{Bn}	Q _{Cn}
н	L	Н	†	х	L	х	Х	Х	X	Ł	Q_{An}	α_{Bn}	ΩСп
Н	Н	L	†	Н	X	х	×	X	×	QBn	α_{Cn}	α_{Dn}	н
Н	н	L	T .	L	х	х	Х	Х	х	Ω _{Bn}	α_{Cn}	$\sigma_{D^{\mathbf{n}}}$	L
н	L	L	×	X	х	х	Х	Х	Х	Q_{A0}	σ_{B0}	σ_{CO}	QD0


- H = high level (steady state)
- L = low level (steady state)
- X = irrelevant (any input, including transitions)
- 1 = transition from low to high level
- a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.
- Ω_{A0} , Ω_{B0} , Ω_{C0} , Ω_{D0} = the level of Ω_{A} , Ω_{B} , Ω_{C} , or Ω_{D} , respectively, before the indicated steady-state input conditions were established.
- \mathbf{Q}_{An} , \mathbf{Q}_{Bn} , \mathbf{Q}_{Cn} , \mathbf{Q}_{Dn} = the level of \mathbf{Q}_{A} , \mathbf{Q}_{B} , \mathbf{Q}_{C} , respectively, before the most-recent \uparrow transition of the clock.

schematics of inputs and outputs


194





'LS194A




'S194







typical clear, load, right-shift, left-shift, inhibit, and clear sequences



SN54194, SN74194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		,									7 V
Input voltage											
Operating free-air temperature range:	SN54194										-55°C to 125°C
											. 0°C to 70°C
Storage temperature range								٠			-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN5479	4		SN7419	4	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-800			-800	μА
Low-level output current, IQL				16			16	mA
Clock frequency, f _{clock}	lock frequency, f _{clock}							
Width of clock or clear pulse, t _W		20			20			ns
	Mode control	30			30			ns
Setup time, t _{su}	Serial and parallel data	20			20			ns
	Clear inactive-state	25			25		•	ns
Hold time at any input, th		0			0			пѕ
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

Γ			NO ITIONS T		SN5419	4	. ;	SN7419	4	
	PARAMETER	TEST CC	NDITIONS†	MIN	түр‡	мах	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					8.0			0.8	٧
VIK	Input clamp voltage	V _{CC} = MIN,	l _I = -12 mA			-1.5	1		-1.5	٧
۷он	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{1H} = 2 V, I _{OH} = -800 μA	2.4	3.4		2.4	3.4		V
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, IOL = 16 mA	_	0.2	0.4		0.2	0.4	٧
lj.	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 5.5 V			1			1	mΑ
ΊΗ	High-level input current	V _{CC} = MAX,	V _I = 2.4 V	-		40			40	μА
11L	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V		-	1.6		,	-1.6	mA
los	Short-circuit output current §	V _{CC} = MAX		-20		-57	-18		-57	mA
lcc	Supply current	V _{CC} = MAX,	See Note 2		39	63		39	63	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open, inputs A through D grounded, and 4.5 V applied to S0, S1, clear, and the serial inputs, I_{CC} is tested with a momentary GND, then 4.5 V applied to clock.

switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency	C. 15 - F	25	36		MHz
tPHL	Propagation delay time, high-to-low-level output from clear	C _L = 15 pF,		19	30	us
tPLH	Propagation delay time, low-to-high-level output from clock	$R_L = 400 \Omega$,		14	22	ns
tPHL	Propagation delay time, high-to-low-level output from clock	See Figure 1		17	26	пs



 $^{^\}ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time.

SN54LS194A, SN74LS194A 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	<i></i>					-								7 V
Input voltage														7 V
Operating free-air temperature range:	SN54LS194A										-55	i°C	to	125°C
	SN74LS194A		,					,				0°() to	70°C
Storage temperature range											_6F	°C	to	150°C

NOTE 1: Voltage values are with respect to network ground terminal,

recommended operating conditions

		SN	154LS19	94Α	SN	4Α	1						
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT					
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V					
High-level output current, IOH	=- · · · · · · · · · · · · · · · · · · ·			-40 0			-400	μА					
Low-level output current, IQL		1		4	1		8	mΑ					
Clock frequency, f _{clock}		0		25	0	25 M							
Width of clock or clear pulse, tw		20			20			กร					
	Mode control	30			30			ns					
Setup time, t _{SU}	Serial and parallel data	20			20	-		ns					
	Clear inactive-state	25			25			ns					
Hold time at any input, ^t h		0			0			ns					
Operating free-air temperature, TA		-55		125	0		70	°C					

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADABATTED		OT COMPLETE	anot	SN	54LS19	4Α	SN	74LS19	4A	
	PARAMETER	1 1 1 1 1	ST CONDITIO	SM2.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage			· · ·			0.7			8.0	V
٧ı	Input clamp voltage	V _{CC} - MIN,	I ₁ = -18 mA	١	ļ		-1.5			-1.5	·V
νон	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400	μΑ	2.5	3.5	, , , , , , ,	2.7	3.5		٧
1/	Law L	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V		
VOL	Low-level output voltage	VIL = VIL max		I _{OL} = 8 mA					0.35	0.5	V
I _I	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
Чн	High-level input current	V _{CC} = MAX,	V _I = 2.7 V				20			20	μА
iıL	Low-level input current	VCC = MAX,	1		-0.4			-0.4	mΑ		
los	Short-circuit output current §	V _{CC} = MAX	-20		-100	-20		-100	mA		
Icc	Supply current	V _{CC} = MAX,	See Note 2		-	15	23		15	23	mА

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Meximum clock frequency	C ₁ = 15 pF,	25	36		MHz
tPHL	Propagation delay time, high-to-low-level output from clear	$C_L = rapr$, $R_1 = 2 k\Omega$,		19	30	ns
tPLH	Propagation delay time, low-to-high level output from clock	See Figure 1		14	22	វាន
tPHL	Propagation delay time, high-to-low level output from clock	See rigure 1		17	26	ns



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open, inputs A through D grounded, and 4.5 V applied to S0, S1, clear, and the serial inputs, I_{CC} is tested with a momentary GND, then 4.5 V, applied to clock.

SN54S194, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1) .							,									7 V
Input voltage								٠								5.5 V
Operating free-air temperature range:	SN54S194	-	-	-						-			-55	5°C	to	125°C
	SN74S194													0°0	C to	5 70°C
Storage temperature range													-65	o°c	to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54S194			SN74S194			T
		MIN	NOM	MAX	MIN	NOM	MAX	דומט
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-1			1	mA
Low-level output current, IOL		1		20			20	mA
Clock frequency, f _{clock}		0		70	0		70	MHz
Width of clock pulse, tw(clock)		7		•	7	·		ns
Width of clear pulse, tw(clear)		12			12			ns
	Mode control	11	_		11			ns
Setup time, t _{SU}	Serial and parallel data	5	_		5			пs
	Clear inactive-state	9			9			ns
Hold time at any input, th		3	_		3		·	ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS!		N54S19	34	9			
	FANAWEIEN	TEST CONDITIONST	MIN	TYP#	MAX	MIN	TYP [‡]	MAX	TINU
v_{IH}	High-level input voltage		2			2			V
VIL	Low-level input voltage			-	0.8			0.8	V
٧ıĸ	Input clamp voltage	V _{CC} = MIN, I _I = -18 mA			-1.2			-1,2	V
νон	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -1 mA	2,5	3.4		2.7	3.4		V
Vol	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 20 mA		-	0.5			0.5	V
1	Input current at maximum input voltage	VCC = MAX, V1 = 5.5 V		-	1			1	mA
ΙН	High-level input current	V _{CC} = MAX, V ₁ = 2.7 V		_	50			50	μА
III.	Low-level input current	V _{CC} = MAX, V _I = 0.5 V	İ		-2			-2	mA
los	Short-circuit output current§	V _{CC} = MAX	-40		-100	-40		-100	mA
		V _{CC} = MAX, See Note 2	<u> </u>	85	135	<u> </u>	85	135	
¹cc	Supply current	V _{CC} = MAX, T _A = 125°C, See Note 2			110				mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC - 5 V, TA - 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum clock frequency	0 15 -5	70	106		MHz
tpHL	Propagation delay time, high-to-low-level output from clear	CL ≈ 15 pf,		12.5	18.5	ns
^t PLH	Propagation delay time, low-to-high-level output from clock	$R_{L} = 280 \Omega,$	4	8	12	ns
tPHL	Propagation delay time, high-to-low-level output from clock	See Figure 1	4	11	16.5	ns




 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTE 2: With all outputs open, inputs A through D grounded, and 4.5 V applies to S0, S1, clear, and the serial inputs, I_{CC} is tested with a momentary GND, then 4.5 V, applied to clock.

PARAMETER MEASUREMENT INFORMATION



. TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT	S1	S0	OUTPUT TESTED (SEE NOTE E)
А	4.5 V	4.5 V	Q _A at t _{n+1}
В	4.5 V	4.5 V	QB at tn+1
С	4.5 V	4.5 V	QC at t _{n+1}
D	4.5 V	4.5 V	QD at tn+1
L Serial Input	4.5 V	0 V	Q _A at t _{n+4}
R Serial Input	0 V	4.5 V	QD at tn+4



NOTES: A. The clock pulse generator has the following characteristics: $Z_{out}\approx 50~\Omega$ and PRR \leqslant 1 MHz, For '194, $t_r\leqslant$ 7 ns and $t_f\leqslant$ 7 ns. For 'LS194A, $t_r\leqslant$ 15 ns and $t_f\leqslant$ 6 ns. For 'S194, $t_r\leqslant$ 2.5 ns and $t_f\leqslant$ 2.5 ns. When testing f_{max} , vary PRR.

- B. C₁ includes probe and jig capacitance.
- C. All diodes are 1N3064 or 1N916.
- D. A clear pulse is applied prior to each test.
- E. For '194 and 'S194, V_{ref} = 1.5 V; for 'LS194A, V_{ref} = 1.3 V.
- F. Propagation delay times (tp_H and tpHL) are measured at tn+1. Proper shifting of data is verified at tn+4 with a functional test.
- G. t_n = bit time before clocking transition. t_{n+1} = bit time after one clocking transition. t_{n+4} = bit time after four clocking transitions.

FIGURE 1-SWITCHING TIMES







6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
7604001EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7604001EA SNJ54S194J	Samples
7604001FA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7604001FA SNJ54S194W	Samples
7604001FA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7604001FA SNJ54S194W	Samples
JM38510/07601BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07601BEA	Samples
JM38510/07601BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07601BEA	Samples
JM38510/30601B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30601B2A	Samples
JM38510/30601B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30601B2A	Samples
JM38510/30601BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30601BEA	Samples
JM38510/30601BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30601BEA	Samples
JM38510/30601BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30601BFA	Samples
JM38510/30601BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30601BFA	Samples
M38510/07601BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07601BEA	Samples
M38510/07601BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07601BEA	Samples
M38510/30601B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30601B2A	Samples
M38510/30601B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30601B2A	Samples
M38510/30601BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30601BEA	Samples
M38510/30601BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30601BEA	Samples





www.ti.com

6-Feb-2020

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
M38510/30601BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30601BFA	Samples
M38510/30601BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30601BFA	Samples
SN54LS194AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54LS194AJ	Samples
SN54LS194AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54LS194AJ	Samples
SN54S194J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54S194J	Samples
SN54S194J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54S194J	Samples
SN74LS194AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS194A	Samples
SN74LS194AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS194A	Samples
SN74LS194AN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS194AN	Samples
SN74LS194AN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS194AN	Samples
SNJ54LS194AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54LS194AJ	Samples
SNJ54LS194AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54LS194AJ	Samples
SNJ54S194J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7604001EA SNJ54S194J	Samples
SNJ54S194J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7604001EA SNJ54S194J	Samples
SNJ54S194W	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7604001FA SNJ54S194W	Samples
SNJ54S194W	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	7604001FA SNJ54S194W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM



6-Feb-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS194A, SN74LS194A:

Catalog: SN74LS194A

Military: SN54LS194A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated