# High Voltage High Efficiency Power Factor Correction Controller

The NCP1615 is a high voltage PFC controller designed to drive PFC boost stages based on an innovative Current Controlled Frequency Foldback (CCFF) method. In this mode, the circuit operates in critical conduction mode (CrM) when the inductor current exceeds a programmable value. When the current is below this preset level, the NCP1615 linearly decays the frequency down to a minimum of about 26 kHz at the sinusoidal zero–crossing. CCFF maximizes the efficiency at both nominal and light load. In particular, the standby losses are reduced to a minimum. Innovative circuitry allows near—unity power factor even when the switching frequency is reduced.

The integrated high voltage start—up circuit eliminates the need for external start—up components and consumes negligible power during normal operation. Housed in a SOIC–14 or SOIC–16 package, the NCP1615 incorporates the features necessary for robust and compact PFC stages, with few external components.

## **General Features**

- High Voltage Start-Up Circuit with Integrated Brownout Detection
- Input to Force Controller into Standby Mode
- Restart Pin Allows Adjustment of Bulk Voltage Hysteresis in Standby Mode
- Skip Mode Near the Line Zero Crossing
- Fast Line / Load Transient Compensation
- Valley Switching for Improved Efficiency
- High Drive Capability: -500 mA/+800 mA
- Wide V<sub>CC</sub> Range: from 9.5 V to 28 V
- Input Voltage Range Detection
- Input X2 Capacitor Discharge Circuitry
- Power Saving Mode (PSM) Enables < 30 mW No-load Power Consumption
- This is a Pb and Halogen Free Device

# **Safety Features**

- Adjustable Bulk Undervoltage Detection (BUV)
- Soft Overvoltage Protection
- Line Overvoltage Protection
- Overcurrent Protection



# ON Semiconductor®


www.onsemi.com





CASE 752AC CASE 751AN

# MARKING DIAGRAMS



NCP1615xx = Specific Device Code

xx = A, B, C, C2, C3, C4, C5, D or D2

A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package


# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

- Open Pin Protection for FB and FOVP/BUV Pins
- Internal Thermal Shutdown
- Bi-Level Latch Input for OVP and OTP
- Bypass/Boost Diode Short Circuit Protection
- Open Ground Pin Protection

# **Typical Applications**

- PC Power Supplies
- Off Line Appliances Requiring Power Factor Correction
- LED Drivers
- Flat TVs






Figure 1. NCP1615C/D Typical Application Circuit




Figure 2. NCP1615A/B Typical Application Circuit




Figure 3. NCP1615 Functional Block Diagram

**Table 1. PIN FUNCTION DESCRIPTION** 

Pin N	umber		
NCP1615C/D	NCP1615A/B	Name	Function
1	N/A	HVFB	High voltage PFC feedback input. An external resistor divider is used to sense the PFC bulk voltage. The divider high side resistor chain from the PFC bulk voltage connects to this pin. An internal high–voltage switch disconnects the high side resistor chain from the low side resistor when the PFC is latched or in PSM in order to reduce input power.
2	1	FB	This pin receives a portion of the PFC output voltage for the regulation and the dynamic response enhancer (DRE) that speeds up the loop response when the output voltage drops below 95.5% of the regulation level. $V_{FB}$ is also the input signal for the Soft–Overvoltage Comparators as well as the Undervoltage (UVP) Comparator. The UVP Comparator prevents operation as long as $V_{FB}$ is lower than 12% of the reference voltage ( $V_{REF}$ ). The Soft–Overvoltage Comparator (Soft–OVP) gradually reduces the duty ratio to zero when $V_{FB}$ exceeds 105% of $V_{REF}$ . A 250 nA sink current is built–in to trigger the UVP protection and disable the part if the feedback pin is accidentally open. A dedicated comparator monitors the bulk voltage and disables the controller if a line overvoltage fault is detected.
3	2	Restart	This pin receives a portion of the PFC output voltage for determining the restart level after entering standby mode.
4	3	FOVP/BUV	Input terminal for the Fast Overvoltage (Fast–OVP) and Bulk Undervoltage (BUV) Comparators. The circuit disables the driver if the V <sub>FOVP/BUV</sub> exceeds the V <sub>FOVP</sub> threshold which is set 2% higher than the reference for the Soft–OVP comparator monitoring the FB pin. This allows the both pins to receive the same portion of the output voltage. The BUV Comparator trips when V <sub>FOVP/BUV</sub> falls below 76% of the reference voltage. A BUV fault disables the driver and grounds the PFCOK pin. The BUV function has no action whenever the PFCOK pin is in low state. Once the downstream converter is enabled the BUV Comparator monitors the output voltage to ensure it is high enough for proper operation of the downstream converter. A 250 nA current pulls down the pin and disable the controller if the pin is accidentally open.
5	4	Control	The error amplifier output is available on this pin. The network connected between this pin and ground sets the regulation loop bandwidth. It is typically set below 20 Hz to achieve high power factor ratios. This pin is grounded when the controller is disabled. The voltage on this pin gradually increases during power up to achieve a soft–start.
6	5	FFcontrol	This pin sources a current representative to the line current. Connect a resistor between this pin and GND to generate a voltage representative of the line current. When this voltage exceeds the internal 2.5 V reference, the circuit operates in critical conduction mode. If the pin voltage is below 2.5 V, a dead–time is generated that approximately equates [83 μs • (1 – (V <sub>FFcontrol</sub> /V <sub>REF</sub> ))]. By this means, the circuit increases the deadtime when the current is smaller and decreases the deadtime as the current increases.
			The circuit skips cycles whenever V <sub>FFcontrol</sub> is below 0.65 V to prevent the PFC stage from operating near the line zero crossing where the power transfer is particularly inefficient. This does result in a slightly increased distortion of the current. If superior power factor is required, offset the voltage on this pin by more than 0.75 V to inhibit skip operation.
7	6	Fault	The controller enters fault mode if the voltage of this pin is pulled above or below the fault thresholds. A precise pull up current source allows direct interface with ar NTC thermistor. Fault detection triggers a latch or auto-recovery depending on device version.
8	7	STDBY	This pin is used to force the controller into standby mode.
9	N/A	PSTimer	Power saving mode (PSM) timer adjust. A capacitor between this pin and GND, C <sub>PSTimer</sub> , sets the delay time before the controller enters power saving mode. Once the controller enters power saving mode the IC is disabled and the current consumption is reduced to a maximum of 100 µA. The input filter capacitor discharge function is available while in power saving mode. The device enters PSM is the voltage on this pin exceeds the PSM threshold, V <sub>PS_in</sub> . A secondary side controller optocoupler pulls down on the pin to prevent the controller from entering PSM when the load is connected to the power supply. The controller is enabled once V <sub>PSTimer</sub> drops below V <sub>PS_out</sub> .
10	8	PFCOK	This pin is grounded until the PFC output has reached its nominal level. It is also grounded if the controller detects a fault. The voltage on this pin is 5 V once the controller reaches regulation.

**Table 1. PIN FUNCTION DESCRIPTION** 

Pin No	Pin Number		
NCP1615C/D	NCP1615C/D NCP1615A/B		Function
11	9	CS/ZCD	This pin monitors the MOSFET current to limit its maximum current. This pin is also connected to an internal comparator for zero current detection (ZCD). This comparator is designed to monitor a signal from an auxiliary winding and to detect the core reset when this voltage drops to zero. The auxiliary winding voltage is to be applied through a diode to avoid altering the current sense information for the on time (see application schematic).
12	10	GND	Ground reference.
13	11	DRV	MOSFET driver. The high current capability of the totem pole gate drive (-0.5/+0.8 A) makes it suitable to effectively drive high gate charge power MOSFETs.
14	12	VCC	Supply input. This pin is the positive supply of the IC. The circuit starts to operate when $V_{CC}$ exceeds $V_{CC(on)}$ . After start–up, the operating range is 9.5 V up to 28 V.
15	13		Removed for creepage distance.
16	14	HV	This pin is the input for the line removal detection, line level detection, and brownout detection circuits. For versions C and D, this pin is also the input for the high voltage start–up circuit.

# **Table 2. ORDERABLE PART OPTIONS**

Part Number	v <sub>cc</sub>	HV Start-Up	OTP Fault	PSM	V <sub>CC</sub> Discharge	Start-Up I <sub>boost</sub>	Brownout	Max Dead-Time	High Line Threshold
NCP1615ADR2G	10.5 V	No	Latch	No	No	No	100 Vdc	13 μs	250 Vdc
NCP1615BDR2G	10.5 V	No	Auto-Recovery	No	No	No	100 Vdc	13 μs	250 Vdc
NCP1615CDR2G	17 V	Yes	Latch	Yes	Yes	Yes	100 Vdc	13 μs	250 Vdc
NCP1615C2DR2G	17 V	Yes	Latch	Yes	Yes	Yes	87 Vdc	13 μs	250 Vdc
NCP1615C3DR2G	17 V	Yes	Latch	Yes	Yes	Yes	104 Vdc	38 μs	257 Vdc
NCP1615C4DR2G (Note 1)	17 V	Yes	Latch	Yes	Yes	Yes	100 Vdc	13 μs	250 Vdc
NCP1615C5DR2G (Notes 1, 2 and 3)	17 V	Yes	Latch	Yes	Yes	Yes	100 Vdc	13 μs	236 Vdc
NCP1615DDR2G	17 V	Yes	Auto-Recovery	Yes	Yes	Yes	100 Vdc	13 μs	250 Vdc
NCP1615D2DR2G	17 V	Yes	Auto-Recovery	Yes	Yes	Yes	87 Vdc	13 μs	250 Vdc

# **Table 3. ORDERING INFORMATION**

Part Number	Device Marking	Package	Shipping <sup>†</sup>	
NCP1615ADR2G	NCP1615A	SOIC-14 NB, LESS PIN 13		
NCP1615BDR2G	NCP1615B	(Pb-Free)	2500 / Tape & Ree	
NCP1615CDR2G	NCP1615C			
NCP1615C2DR2G	NCP1615C2			
NCP1615C3DR2G	NCP1615C3			
NCP1615C4DR2G (Note 1)	NCP1615C4	SOIC-16 NB, LESS PIN 15 (Pb-Free)	2500 / Tape & Reel	
NCP1615C5DR2G (Notes 1, 2 and 3)	NCP1615C5			
NCP1615DDR2G	NCP1615D			
NCP1615D2DR2G	NCP1615D2			

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Versions C4 and C5 have increased values for t<sub>on(HL)</sub> and I<sub>DT2</sub>. Please refer to the electrical characteristics table for details.
 Preview only – Device is currently in development.
 For Version C5, the line valley counter is replaced with a lockout timer.

Table 4. MAXIMUM RATINGS (Notes 6 and 7)

Rating	Pin	Symbol	Value	Unit
High Voltage Start-Up Circuit Input Voltage	HV	$V_{HV}$	-0.3 to 700	V
High Voltage Feedback Input Voltage	HVFB	V <sub>HVFB</sub>	-0.3 to 700	V
High Voltage Feedback Input Current	HVFB	I <sub>HVFB</sub>	0.5	mA
Zero Current Detection and Current Sense Input Voltage (Note 8)	CS/ZCD	V <sub>CS/ZCD</sub>	−0.3 to V <sub>CS/ZCD(MAX)</sub>	V
Zero Current Detection and Current Sense Input Current	CS/ZCD	I <sub>CS/ZCD</sub>	+5	mA
Control Input Voltage (Note 9)	Control	V <sub>Control</sub>	−0.3 to V <sub>Control(MAX)</sub>	V
Supply Input Voltage	VCC	V <sub>CC(MAX)</sub>	-0.3 to 28	V
Fault Input Voltage	Fault	V <sub>Fault</sub>	-0.3 to (V <sub>CC</sub> + 0.6)	V
PSTimer Input Voltage	PSTimer	V <sub>PSTimer</sub>	-0.3 to (V <sub>CC</sub> + 0.6)	V
Driver Maximum Voltage (Note 10)	DRV	$V_{DRV}$	−0.3 to V <sub>DRV</sub>	V
Driver Maximum Current	DRV	I <sub>DRV(SRC)</sub> I <sub>DRV(SNK)</sub>	500 800	mA
Maximum Input Voltage (Note 11)	Other Pins	$V_{MAX}$	-0.3 to 7	V
Maximum Operating Junction Temperature		TJ	-40 to 150	°C
Storage Temperature Range		T <sub>STG</sub>	-60 to 150	°C
Lead Temperature (Soldering, 10 s)		T <sub>L(MAX)</sub>	300	°C
Moisture Sensitivity Level		MSL	1	-
Power Dissipation (T <sub>A</sub> = 70°C, 1 Oz Cu, 0.155 Sq Inch Printed Circuit Copper Clad)		P <sub>D</sub>		mW
Plastic Package SOIC-14NB/SOIC-16NB			465	
Thermal Resistance, (Junction to Ambient 1 Oz Cu Printed Circuit Copper Clad) Plastic Package SOIC–14NB/SOIC–16NB		$R_{ hetaJA} \ R_{ hetaJC}$	172 68	°C/W
ESD Capability (Note 12) Human Body Model per JEDEC Standard JESD22–A114E. Machine Model per JEDEC Standard JESD22–A114E. Charge Device Model per JEDEC Standard JESD22–C101E.			> 2000 > 200 > 500	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 4. All references to Version C include Versions C/C2/C3, unless otherwise noted.
- 5. All references to Version D include Versions D/D2, unless otherwise noted.
- 6. This device contains Latch–Up protection and exceeds  $\pm$  100 mA per JEDEC Standard JESD78.
- 7. Low Conductivity Board. As mounted on 80 x 100 x 1.5 mm FR4 substrate with a single layer of 50 mm<sup>2</sup> of 2 oz copper traces and heat Low Conductivity Board. As mounted on 80 x 100 x 1.5 mm FR4 substrate with a single layer of 50 mm<sup>2</sup> of 2 oz copper traces and neat spreading area. As specified for a JEDEC51–1 conductivity test PCB. Test conditions were under natural convection of zero air flow.
   V<sub>CS/ZCD(MAX)</sub> is the CS/ZCD pin positive clamp voltage.
   V<sub>Control(MAX)</sub> is the Control pin positive clamp voltage.
   V<sub>CD</sub> exceeds the driver clamp voltage (V<sub>DRV(high)</sub>), V<sub>DRV</sub> is equal to V<sub>DRV(high)</sub>. Otherwise, V<sub>DRV</sub> is equal to V<sub>CC</sub>.
   When V<sub>CC</sub> exceeds the driver clamp voltage (V<sub>DRV(high)</sub>), V<sub>DRV</sub> is equal to (V<sub>pin</sub> – 5.5 V) / (4 kΩ). An applied voltage of 7 V geographics a sink current of approximately 0.375 mA

- generates a sink current of approximately 0.375 mA.

  12. Pins HV, HVFB are rated to the maximum voltage of the part, or 700 V.

 $\begin{tabular}{ll} \textbf{Table 5. ELECTRICAL CHARACTERISTICS} & (V_{CC} = 15 \text{ V}, V_{HV} = 120 \text{ V}, V_{FB} = 2.4 \text{ V}, R_{HVFB} = 200 \text{ k}\Omega, V_{HVFB} = 20 \text{ V}, C_{VControl} = 10 \text{ nF}, V_{FFControl} = 2.6 \text{ V}, V_{ZCD/CS} = 0 \text{ V}, R_{ZCD/CS} = 3 \text{ k}\Omega, V_{FOVPBUV} = 2.4 \text{ V}, V_{STDBY} = 1 \text{ V}, V_{Restart} = 1 \text{ V}, V_{PSTimer} = 0 \text{ V}, V_{Fault} = \text{open}, V_{PFCOK} = \text{open}, C_{DRV} = 1 \text{ nF, for typical values } T_J = 25^{\circ}\text{C}, \text{ for min/max values}, T_J \text{ is } -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}, \text{ unless otherwise noted}) \\ \end{tabular}$ 

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
START-UP AND SUPPLY CIRCUITS		•		•	•	
Start-Up Threshold A/B Version C/D Version	V <sub>CC</sub> increasing	V <sub>CC(on)</sub>	9.75 16.0	10.5 17.0	11.25 18.0	V
Minimum Operating Voltage	V <sub>CC</sub> decreasing	V <sub>CC(off)</sub>	8.5	9.0	9.5	V
V <sub>CC</sub> Hysteresis A/B Version C/D Version	V <sub>CC(on)</sub> - V <sub>CC(off)</sub>	V <sub>CC(HYS)</sub>	1.0 7.0	1.5 8.0	- -	V
Internal Latch / Logic Reset Level	V <sub>CC</sub> decreasing	V <sub>CC(reset)</sub>	7.3	7.8	8.3	V
Difference Between V <sub>CC(off)</sub> and V <sub>CC(reset)</sub>	V <sub>CC(off)</sub> – V <sub>CC(reset)</sub>	$\Delta V_{CC(reset)}$	0.5	_	_	V
Regulation Level in Power Saving Mode	Version C/D	V <sub>CC(PS_on)</sub>	-	11	_	V
Transition from I <sub>start1</sub> to I <sub>start2</sub> (C/D Version)	V <sub>CC</sub> increasing, I <sub>HV</sub> = 650 μA	V <sub>CC(inhibit)</sub>	-	0.8	_	V
Start-Up Time (C/D Version)	$C_{VCC} = 0.47 \mu F,$ $V_{CC} = 0 \text{ V to } V_{CC(on)}$	t <sub>start-up</sub>	-	_	2.5	ms
Inhibit Current Sourced from V <sub>CC</sub> Pin (C/D Version)	V <sub>CC</sub> = 0 V, V <sub>HV</sub> = 100 V	I <sub>start1</sub>	0.375	0.5	0.87	mA
Start-Up Current Sourced from V <sub>CC</sub> Pin (C/D Version)	$V_{CC} = V_{CC(on)} - 0.5 \text{ V},$ $V_{HV} = 100 \text{ V}$	I <sub>start2</sub>	6.5	12	16.5	mA
Start-Up Circuit Off-State Leakage Current	V <sub>HV</sub> = 400 V V <sub>HV</sub> = 700 V	I <sub>HV(off1)</sub> I <sub>HV(off2)</sub>	- -	_ _	30 50	μΑ
Minimum Voltage for Start-Up Circuit Start-Up (C/D Version) During PSM (C/D Version)	$I_{\text{start2}} = 6.5 \text{ mA}, \\ V_{\text{CC}} = V_{\text{CC(on)}} - 0.5 \text{ V} \\ I_{\text{start2}} = 6.5 \text{ mA}, V_{\text{CC}} = \\ V_{\text{CC(PS\_on)}} - 0.5 \text{ V}$	V <sub>HV(MIN)</sub> V <sub>HV(MIN_PSM)</sub>	-	- -	38 30	V
Supply Current In Power Saving Mode (C/D Version) Latch Before Start-Up (A/B Version) Standby Mode No Switching Operating Current	$V_{CC} = V_{CC(PS\_on)}$ $V_{Fault} = 4 \text{ V}$ $V_{CC} = V_{CC(on)} - 0.5 \text{ V}$ $V_{standby} = 0 \text{ V, } V_{Restart} = 3 \text{ V}$ $V_{FB} = 2.55 \text{ V}$ $f = 50 \text{ kHz, } C_{DRV} = \text{open,}$ $V_{Control} = 2.5 \text{ V, } V_{FB} = 2.45 \text{ V}$	ICC1 ICC2 ICC2b ICC3 ICC4 ICC5		- 0.6 0.6 - - 2.0	0.1 1.0 1.0 1.0 2.8 3.5	mA
LINE REMOVAL						
Line Voltage Removal Detection Timer		t <sub>line(removal)</sub>	60	100	165	ms
Discharge Timer Duration		t <sub>line(discharge)</sub>	21	32	60	ms
Discharge Current (C/D Version)	$V_{CC} = V_{CC(off)} + 200 \text{ mV}$ $V_{CC} = V_{CC(discharge)} + 200 \text{ mV}$	I <sub>CC(discharge)</sub>	20 10	25 16.5	30 30	mA
HV Discharge Level	, <u>,</u>	V <sub>HV(discharge)</sub>	-	_	40	V
V <sub>CC</sub> Discharge Level (C/D Version)		V <sub>CC(discharge)</sub>	3.8	4.5	5.4	V
LINE DETECTION		, ,				
High Line Level Detection Threshold A/B/C/C2/C4/D/D2 Version C3 Version C5 Version	V <sub>HV</sub> increasing	Vlineselect(HL)	232 239 220	250 257 236	267 274 252	V
Low Line Level Detection Threshold A/B/C/C2/C4/D/D2 Version C3 Version C5 Version	V <sub>HV</sub> decreasing	V <sub>lineselect(LL)</sub>	220 227 207	236 243 222	252 259 237	V

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
LINE DETECTION						
Line Select Hysteresis	V <sub>HV</sub> increasing	V <sub>lineselect(HYS)</sub>	10	_	_	V
High to Low Line Mode Selector Timer C5 Version All Other Versions	V <sub>HV</sub> decreasing	t <sub>line</sub>	20 43	25 54	30 65	ms
Low to High Line Mode Selector Timer	V <sub>HV</sub> increasing	t <sub>delay(line)</sub>	200	300	400	μS
Line Valley Lockout Counter (All versions except C5)	After t <sub>line</sub> expires	n <sub>LL</sub>	-	8	_	
Line Level Lockout Timer (C5 Version Only)	After t <sub>line</sub> expires	t <sub>line(lockout)</sub>	120	150	180	ms
POWER SAVING MODE (C/D VERSION)					•	
PSM Enable Threshold	V <sub>PSTimer</sub> increasing	$V_{PS\_in}$	3.325	3.500	3.675	V
PSM Disable Threshold	V <sub>PSTimer</sub> decreasing	V <sub>PS_out</sub>	0.45	0.50	0.55	V
PSTimer Pull Up Current Source	V <sub>PSTimer</sub> = 0.9 V	I <sub>PSTimer1</sub>	4.5	5.9	7.3	μΑ
PSTimer Fast Pull Up Current Source	V <sub>PSTimer</sub> = 3.4 V	I <sub>PSTimer2</sub>	800	1000	1200	μΑ
PSTimer Leakage Current	V <sub>PSTimer</sub> = 4 V	I <sub>PSTimer(bias)</sub>	-	_	100	nA
I <sub>PSTimer2</sub> Enable Threshold		V <sub>PSTimer2</sub>	0.95	1.00	1.05	V
Filter Delay Before Entering PSM	V <sub>PSTimer</sub> > V <sub>PS_in</sub>	t <sub>delay(PS_in)</sub>	-	40	-	μS
Detection Delay Before Exiting PSM and Turning On Start–Up Circuit	V <sub>PSTimer</sub> < V <sub>PS_out</sub>	t <sub>delay(PS_out)</sub>	_	-	100	μS
PSTimer Discharge Current	V <sub>PSTimer</sub> = V <sub>PSTimer(off)</sub> + 10 mV	I <sub>PSTimer(DIS)</sub>	160	_	-	μΑ
PSTimer Discharge Turn Off Threshold	V <sub>PSTimer</sub> decreasing	V <sub>PSTimer(off)</sub>	0.05	0.10	0.15	V
PFC FB SWITCH (C/D VERSION)						
PFC Off-State Leakage Current	V <sub>PSTimer</sub> = 4 V, V <sub>HVFB</sub> = 500 V	I <sub>HVFB(off)</sub>	-	0.1	3	μΑ
PFC Feedback Switch On Resistance	$V_{HVFB}$ = 2.75 V, $I_{HVFB}$ = 100 $\mu A$	R <sub>FBswitch(on)</sub>	-	_	10	kΩ
ON-TIME CONTROL						
Maximum On Time – Low Line	$V_{HV} = 162.5 \text{ V},$ $V_{Control} = V_{Control(MAX)}$ $V_{HV} = 162.5 \text{ V}, V_{Control} = 2.5 \text{ V}$	t <sub>on(LL)</sub> t <sub>on(LL)2</sub>	22 10.5	25 12.5	29 14.0	μs
Maximum On Time – High Line Versions C4 and C5 All Other Versions	$V_{HV} = 325 \text{ V},$ $V_{Control} = V_{Control(MAX)}$	t <sub>on(HL)</sub>	6.8 5.2	8.1 6.0	9.2 7.0	μs
Minimum On-Time	V <sub>HV</sub> = 162 V V <sub>HV</sub> = 325 V	t <sub>onLL</sub> (MIN) t <sub>onHL</sub> (MIN)	- -	- -	200 100	ns
CURRENT SENSE						
Current Limit Threshold		V <sub>ILIM</sub>	0.46	0.50	0.54	V
Leading Edge Blanking Duration		t <sub>OCP(LEB)</sub>	100	200	350	ns
Current Limit Propagation Delay	Step V <sub>CS/ZCD</sub> > V <sub>ILIM</sub> to DRV falling edge	t <sub>OCP(delay)</sub>	-	40	200	ns
Overstress Leading Edge Blanking Duration		t <sub>OVS(LEB)</sub>	50	100	170	ns
Over Stress Detection Propagation Delay	V <sub>CS/ZCD</sub> > V <sub>ZCD(rising)</sub> to DRV falling edge	t <sub>OVS(delay)</sub>	-	40	200	ns
REGULATION BLOCK						
Reference Voltage	$T_J = 25^{\circ}C$ $T_J = -40 \text{ to } 125^{\circ}C$	$V_{REF}$	2.475 2.460	2.500 2.500	2.525 2.540	V

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
REGULATION BLOCK						-
Error Amplifier Current Source Sink	V <sub>FB</sub> = 2.4 V, V <sub>VControl</sub> = 2 V V <sub>FB</sub> = 2.6 V, V <sub>VControl</sub> = 2 V	I <sub>EA(SRC)</sub> I <sub>EA(SNK)</sub>	16 16	20 20	24 24	μΑ
Open Loop Error Amplifier Transconductance	$V_{FB} = V_{REF} + /- 100 \text{ mV}$	9 <sub>m</sub>	180	210	245	μS
Maximum Control Voltage	V <sub>FB</sub> = 2 V	V <sub>Control(MAX)</sub>	-	4.5	_	V
Minimum Control Voltage	V <sub>FB</sub> = 2.6 V	V <sub>Control(MIN)</sub>	-	0.5	_	V
EA Output Control Voltage Range	V <sub>Control(MAX)</sub> – V <sub>Control(MIN)</sub>	$\Delta V_{Control}$	3.9	4.0	4.1	V
DRE Detect Threshold	V <sub>FB</sub> decreasing	$V_{DRE}$	-	2.388	_	V
DRE Threshold Hysteresis	V <sub>FB</sub> increasing	V <sub>DRE(HYS)</sub>	-	_	25	mV
Ratio between the DRE Detect Threshold and the Regulation Level	V <sub>FB</sub> decreasing, V <sub>DRE</sub> / V <sub>REF</sub>	K <sub>DRE</sub>	95.0	95.5	96.0	%
Control Pin Source Current During Start–Up (C/D Version)	PFCOK = Low, V <sub>VControl</sub> = 2 V	I <sub>Control(start-up)</sub>	80	100	113	μΑ
EA Boost Current During Start-Up (C/D Version)		I <sub>boost(start-up)</sub>	-	80	_	μΑ
Control Pin Source Current During DRE	V <sub>VControl</sub> = 2 V	I <sub>Control(DRE)</sub>	180	220	250	μΑ
EA Boost Current During DRE		I <sub>boost(DRE)</sub>	-	200	_	μΑ
PFC GATE DRIVE						
Rise Time (10–90%)	V <sub>DRV</sub> from 10 to 90% of V <sub>DRV</sub>	t <sub>DRV(rise)</sub>	-	40	80	ns
Fall Time (90–10%)	90 to 10% of V <sub>DRV</sub>	t <sub>DRV(fall)</sub>	-	20	60	ns
Source Current Capability	V <sub>DRV</sub> = 0 V	I <sub>DRV(SRC)</sub>	-	500	_	mA
Sink Current Capability	V <sub>DRV</sub> = 12 V	I <sub>DRV(SNK)</sub>	-	800	-	mA
High State Voltage	$V_{CC} = V_{CC(off)} + 0.2 \text{ V},$ $R_{DRV} = 10 \text{ k}\Omega$	V <sub>DRV(high1)</sub>	8	-	-	V
	$V_{CC}$ = 28 V, $R_{DRV}$ = 10 k $\Omega$	V <sub>DRV(high2)</sub>	10	12	14	<u> </u>
Low Stage Voltage	V <sub>STDBY</sub> = 0 V	$V_{DRV(low)}$	_	_	0.25	V
ZERO CURRENT DETECTION	Τ				1	T
Zero Current Detection Threshold	V <sub>CS/ZCD</sub> rising V <sub>CS/ZCD</sub> falling	V <sub>ZCD(rising)</sub> V <sub>ZCD(falling)</sub>	675 200	750 250	825 300	mV
ZCD and Current Sense Ratio	V <sub>ZCD(rising)</sub> /V <sub>ILIM</sub>	K <sub>ZCD/ILIM</sub>	1.4	1.5	1.6	_
Positive Clamp Voltage	$I_{CS/ZCD} = 0.75 \text{ mA}$ $I_{CS/ZCD} = 5 \text{ mA}$	V <sub>CS</sub> /ZCD(MAX1) V <sub>CS</sub> /ZCD(MAX2)	7.1 15.4	7.4 15.8	7.8 16.1	V
CS/ZCD Input Bias Current	$V_{CS/ZCD} = V_{ZCD(rising)}$ $V_{CS/ZCD} = V_{ZCD(falling)}$	I <sub>CS/ZCD(bias1)</sub> I <sub>CS/ZCD(bias2)</sub>	0.5 0.5	_ _	2.0 2.0	μΑ
ZCD Propagation Delay	Measured from V <sub>CS/ZCD</sub> = V <sub>ZCD(falling)</sub> to DRV rising	t <sub>ZCD</sub>	-	60	200	ns
Minimum detectable ZCD Pulse Width	$\begin{array}{c} \text{Measured from V}_{\text{ZCD(rising)}} \text{ to} \\ \text{V}_{\text{ZCD(falling)}} \end{array}$	t <sub>SYNC</sub>	-	110	200	ns
Maximum Off-Time (Watchdog Timer)	V <sub>CS</sub> /z <sub>CD</sub> > V <sub>ZCD</sub> (rising)	t <sub>off1</sub> t <sub>off2</sub>	80 700	200 1000	320 1300	μS
Missing Valley Timeout Timer	Measured after last ZCD transition	t <sub>tout</sub>	20	30	50	μs
Pull-Up Current Source	Detects open pin fault.	I <sub>CS/ZCD1</sub>	_	1	-	μА
Source Current for CS/ZCD Impedance Testing	Pulls up at the end of t <sub>off1</sub>	I <sub>CS/ZCD2</sub>	-	250	-	μΑ

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
CURRENT CONTROLLED FREQUENCY F	OLDBACK					
Minimum Dead Time	V <sub>FFCntrol</sub> = 2.6 V	t <sub>DT1</sub>	-	_	0	μS
Median Dead Time C3 Version All Other Versions	V <sub>FFCntrol</sub> = 1.75 V	t <sub>DT2</sub>	14 4.5	18 6.5	22 7.5	μs
Maximum Dead Time C3 Version All Other Versions	V <sub>FFCntrol</sub> = 1.0 V	t <sub>DT3</sub>	32 11	38 13	44 15	μs
FFcontrol Pin Current – Low Line	V <sub>HV</sub> = 162.5V, V <sub>Control</sub> = V <sub>Control</sub> (MAX)	I <sub>DT1</sub>	180	200	220	μΑ
FFcontrol Pin Current – High Line C4 Version All Other Versions	$V_{HV} = 325 \text{ V}, V_{Control} = V_{Control(MAX)}$	I <sub>DT2</sub>	120 92	135 103	148 114	μΑ
FFcontrol Skip Level	V <sub>FFCntrol</sub> = increasing V <sub>FFCntrol</sub> = decreasing	$V_{\text{skip(out)}}$ $V_{\text{skip(in)}}$	- 0.55	0.75 0.65	0.85 -	V
FFcontrol Skip Hysteresis		V <sub>SKIP(HYS)</sub>	50	-	_	mV
Minimum Operating Frequency		f <sub>MIN</sub>	-	26	_	kHz
FEEDBACK OVER AND UNDERVOLTAGE	PROTECTION				•	
Soft-OVP to V <sub>REF</sub> Ratio	V <sub>FB</sub> = increasing, V <sub>SOVP</sub> /V <sub>REF</sub>	K <sub>SOVP/VREF</sub>	104	105	106	%
Soft-OVP Threshold	V <sub>FB</sub> = increasing	V <sub>SOVP</sub>	-	2.625	_	V
Soft-OVP Hysteresis	V <sub>FB</sub> = decreasing	V <sub>SOVP(HYS)</sub>	35	50	65	mV
Static OVP Minimum Duty Ratio	V <sub>FB</sub> = 2.55 V, V <sub>Control</sub> = open	D <sub>MIN</sub>	-	-	0	%
Undervoltage to V <sub>REF</sub> Ratio	V <sub>FB</sub> = increasing, V <sub>UVP1</sub> /V <sub>REF</sub>	K <sub>UVP1/VREF</sub>	8	12	16	%
Undervoltage Threshold	V <sub>FB</sub> = decreasing	V <sub>UVP1</sub>	-	300	-	mV
Undervoltage to V <sub>REF</sub> Hysteresis Ratio	V <sub>FB</sub> = increasing	V <sub>UVP1(HYS)</sub>	-	-	25	mV
Feedback Input Sink Current	$V_{FB} = V_{SOVP}$ , HVFB = open $V_{FB} = V_{UVP1}$ , HVFB = open	I <sub>FB(SNK1)</sub> I <sub>FB(SNK2)</sub>	50 50	200 200	450 450	nA
FAST OVERVOLTAGE AND BULK UNDER	VOLTAGE PROTECTION (FOVP and	I BUV)				
Fast OVP Threshold	V <sub>FOVP/BUV</sub> increasing	V <sub>FOVP</sub>	-	2.675	_	V
Fast OVP Hysteresis	V <sub>FOVP/BUV</sub> decreasing	V <sub>FOVP(HYS)</sub>	15	30	60	mV
Ratio Between Fast and Soft OVP Levels	$K_{FOVP/SOVP} = V_{FOVP} / V_{SOVP}$	K <sub>FOVP/SOVP</sub>	101.5	102.0	102.5	%
Ratio Between Fast OVP and V <sub>REF</sub>	K <sub>FOVP/VREF</sub> = V <sub>FOVP</sub> / V <sub>REF</sub>	K <sub>FOVP/VREF</sub>	106	107	108	%
Bulk Undervoltage Threshold	V <sub>FOVP/BUV</sub> decreasing	$V_{BUV}$	-	1.9	-	V
Undervoltage Protection Threshold to V <sub>REF</sub> Ratio	$V_{FOVP/BUV}$ decreasing, $V_{BUV}/V_{REF}$	K <sub>BUV/VREF</sub>	74	76	78	%
Open Pin Detection Threshold	V <sub>FOVP/BUV</sub> decreasing	V <sub>UVP2</sub>	0.2	0.3	0.4	V
Open Pin Detection Hysteresis	V <sub>FOVP/BUV</sub> increasing	V <sub>UVP2(HYS)</sub>	_	10	-	mV
Pull-Down Current Source	$V_{FOVP/BUV} = V_{BUV}$ $V_{FOVP/BUV} = V_{UVP2}$	FOVP/BUV(bias1) FOVP/BUV(bias2)	50 50	200 200	450 450	nA
LINE OVP (ALL VERSIONS EXCEPT C4/C	5)					
Ratio Between Line OVP and VREF	V <sub>FB</sub> increasing	K <sub>LOVP</sub>	111	112.5	114	%
Line Overvoltage Threshold		$V_{LOVP}$	-	2.813	-	V
Line Overvoltage Filter	V <sub>FB</sub> increasing	t <sub>LOVP(blank)</sub>	45	55	65	μS
STANDBY INPUT						
Standby Input Threshold	V <sub>STDBY</sub> decreasing	V <sub>standby</sub>	285	300	315	mV
						_

 $\begin{tabular}{ll} \textbf{Table 5. ELECTRICAL CHARACTERISTICS} & (V_{CC} = 15 \text{ V}, V_{HV} = 120 \text{ V}, V_{FB} = 2.4 \text{ V}, R_{HVFB} = 200 \text{ k}\Omega, V_{HVFB} = 20 \text{ V}, C_{VControl} = 10 \text{ nF}, V_{FFControl} = 2.6 \text{ V}, V_{ZCD/CS} = 0 \text{ V}, R_{ZCD/CS} = 3 \text{ k}\Omega, V_{FOVPBUV} = 2.4 \text{ V}, V_{STDBY} = 1 \text{ V}, V_{Restart} = 1 \text{ V}, V_{PSTimer} = 0 \text{ V}, V_{Fault} = 0 \text{ open}, V_{PFCOK} = 0 \text{ open}, C_{DRV} = 1 \text{ nF}, \text{ for typical values } T_J = 25^{\circ}\text{C}, \text{ for min/max values}, T_J \text{ is } -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}, \text{ unless otherwise noted}) \\ \end{tabular}$ 

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
STANDBY INPUT		•			•	
Standby Input Blanking Duration		t <sub>blank</sub> (STDBY)	8.0	1	1.2	ms
RESTART					•	
Restart Threshold Ratio	V <sub>Restart</sub> /V <sub>REF</sub>	K <sub>restart</sub>	97.5	98.0	98.5	%
Restart Threshold		V <sub>restart</sub>	-	2.45	_	V
Restart Input Pull Down Current	V <sub>Restart</sub> = V <sub>UVP3</sub>	I <sub>restart(bias)</sub>	50	200	450	nA
Open Pin Detection Threshold		V <sub>UVP3</sub>	0.2	0.3	0.4	V
Open Pin Detection Hysteresis		V <sub>UVP3(HYS)</sub>	_	10	_	mV
BROWNOUT DETECTION					•	
System Start-Up Threshold A/B/C/C4/C5/D Version C2/D2 Version C3 Version (Note 13)	V <sub>HV</sub> increasing	V <sub>BO(start)</sub>	102 86 106/110	111 95 115	118 102 121	V
System Shutdown Threshold A/B/C/C4/C5/D Version C2/D2 Version C3 Version (Note 14)	V <sub>HV</sub> decreasing	V <sub>BO(stop)</sub>	92 78 95/99	100 87 104	108 94 110	V
Hysteresis A/B/C/C4/C5/D Version C2/D2 Version	V <sub>HV</sub> increasing	V <sub>BO(HYS)</sub>	7 5	11 8	_ _	V
Brownout Detection Blanking Time	$V_{HV}$ decreasing, delay from $V_{BO(stop)}$ to drive disable	t <sub>BO(stop)</sub>	43	54	65	ms
Control Pin Sink Current in Brownout	t <sub>BO(stop)</sub> expires	I <sub>Control(BO)</sub>	40	50	60	μΑ
FAULT INPUT						
Overvoltage Protection (OVP) Threshold	V <sub>Fault</sub> increasing	V <sub>Fault(OVP)</sub>	2.79	3.00	3.21	V
Delay Before Fault Confirmation Used for OVP Detection Used for OTP Detection	V <sub>Fault</sub> increasing V <sub>Fault</sub> decreasing	t <sub>delay</sub> (OVP) t <sub>delay</sub> (OTP)	22.5 22.5	30.0 30.0	37.5 37.5	μs
Overtemperature Protection (OTP) Threshold	V <sub>Fault</sub> decreasing	V <sub>Fault(OTP_in)</sub>	0.38	0.40	0.42	V
OTP Exiting Threshold (B/D Versions)	V <sub>Fault</sub> increasing	V <sub>Fault(OTP_out)</sub>	0.874	0.920	0.966	V
OTP Blanking Delay During Start-Up		t <sub>blank(OTP)</sub>	4	5	6	ms
OTP Pull-Up Current Source	$V_{Fault} = V_{Fault(OTP_in)} + 0.2 V$	I <sub>Fault(OTP)</sub>	43	46	49	μΑ
Fault Input Clamp Voltage	V <sub>Fault</sub> = open	V <sub>Fault(clamp)</sub>	1.15	1.7	2.25	V
Fault Input Clamp Series Resistor		R <sub>Fault(clamp)</sub>	1.32	1.55	1.78	kΩ
PFCOK SIGNAL						
PFCOK Output Voltage	I <sub>PFCOK</sub> = -5 mA	V <sub>PFCOK</sub>	4.75	5.00	5.25	V
PFCOK Low State Output Voltage	I <sub>PFCOK</sub> = 5 mA	V <sub>PFCOK(low)</sub>	-	1	250	mV
THERMAL SHUTDOWN						
Thermal Shutdown	Temperature increasing	T <sub>SHDN</sub>	_	150	_	°C
Thermal Shutdown Hysteresis	Temperature decreasing	T <sub>SHDN(HYS)</sub>	_	50	_	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>13.</sup> Min value of 110 V corresponds to  $T_J = 0^{\circ}C$  to 125°C, whereas Min value of 106 V corresponds to  $T_J = -40^{\circ}C$  to 125°C. 14. Min value of 99 V corresponds to  $T_J = 0^{\circ}C$  to 125°C, whereas Min value of 95 V corresponds to  $T_J = -40^{\circ}C$  to 125°C.

## **DETAILED OPERATING DESCRIPTION**

# INTRODUCTION

The NCP1615 is designed to optimize the efficiency of your PFC stage throughout the load range. In addition, it incorporates protection features for rugged operation. More generally, the NCP1615 is ideal in systems where cost effectiveness, reliability, low standby power and high efficiency are the key requirements:

- Current Controlled Frequency Foldback: the NCP1615 operates in Current Controlled Frequency Foldback (CCFF). In this mode, the circuit operates in classical Critical conduction Mode (CrM) when the inductor current exceeds a programmable value. When the current falls below this preset level, the NCP1615 linearly reduces the operating frequency down to a minimum of about 26 kHz when the input current reaches zero. CCFF maximizes the efficiency at both nominal and light load. In particular, standby losses are reduced to a minimum. Similar to frequency clamped CrM controllers, internal circuitry allows near—unity power factor at lower output power.
- Skip Mode: to further optimize the efficiency, the circuit skips cycles near the line zero crossing when the current is very low. This is to avoid circuit operation when the power transfer is particularly inefficient at the cost of input current distortion. When superior power factor is required, this function can be inhibited by offsetting the FFcontrol pin by 0.75 V.
- Integrated High Voltage Start—Up Circuit (Versions C and D): Eliminates the need of external start—up components. It is also used to discharge the input filter capacitors when the line is removed.
- Integrated X2 Capacitor Discharge: reduces input power by eliminating external resistors for discharging the input filter capacitor.
- PFCOK signal: the PFCOK pin is used to disable/enable the downstream converter. This pin is internally grounded when a fault is detected or when the PFC output voltage is below its regulation level.
- Fast Line / Load Transient Compensation (Dynamic Response Enhancer): since PFC stages exhibit low loop bandwidth, abrupt changes in the load or input voltage (e.g. at start-up) may cause an excessive over or undervoltage condition. This circuit limits possible deviations from the regulation level as follows:
  - The soft and fast Overvoltage Protections accurately limit the PFC stage maximum output voltage.
  - The NCP1615 dramatically speeds up the regulation loop when the output voltage falls below 95.5% of its regulation level. This function is disabled during power up to achieve a soft-start.
- Power Saving Mode: disables the controller and reduces the input power consumption of the system enabling very low input power applications.

- Standby Mode Input: allows the downstream converter to inhibit the PFC drive pulses when the load is reduced.
- Safety Protections: the NCP1615 permanently monitors the input and output voltages, the MOSFET current and the die temperature to protect the system during fault conditions making the PFC stage extremely robust and reliable. In addition to the bulk overvoltage protection, the NCP1615 include:
  - Maximum Current Limit: the circuit senses the MOSFET current and turns off the power switch if the maximum current limit is exceeded. In addition, the circuit enters a low duty-ratio operation mode when the current reaches 150% of the current limit as a result of inductor saturation or a short of the bypass/boost diode.
  - Undervoltage Protection (UVP): this circuit turns off when it detects that the output voltage is below 12% of the voltage reference (typically). This feature protects the PFC stage if the ac line is too low or if there is a failure in the feedback network (e.g., bad connection).
  - Bulk Undervoltage Detection (BUV): the circuit monitors the output voltage to detect when the PFC stage cannot regulate the bulk voltage (BUV fault). When the BUV fault is detected, the control pin is gradually discharged followed by the grounding of the PFCOK pin, to disable the downstream converter.
  - Brownout Detection: the circuit detects low ac line conditions and stops operation thus protecting the PFC stage from excessive stress.
  - Thermal Shutdown: an internal thermal circuitry disables the gate drive when the junction temperature exceeds the thermal shutdown threshold.
  - A latch fault input can be used to disable the controller if a fault is detected (i.e. supply overvoltage, overtemperature)
  - A line overvoltage circuit monitors the bulk voltage and disables the controller if voltage exceeds the overvoltage level.
- Output Stage Totem Pole Driver: the NCP1615 incorporates a 0.5 A source / 0.8 A sink gate driver to efficiently drive most medium to high power MOSFETs.

# HIGH VOLTAGE START-UP CIRCUIT

Versions C and D of the NCP1615 integrate a high voltage start—up circuit accessible by the HV pin. The start—up circuit is rated at a maximum voltage of 700 V.

A start–up regulator consists of a constant current source that supplies current from a high voltage rail to the supply capacitor on the  $V_{CC}$  pin ( $C_{VCC}$ ). The start–up circuit current ( $I_{start2}$ ) is typically 12 mA.  $I_{start2}$  is disabled if the

 $V_{CC}$  pin is below  $V_{CC(inhibit)}$ . In this condition the start–up current is reduced to  $I_{start1}$ , typically 0.5 mA. The internal high voltage start–up circuit eliminates the need for external start–up components. In addition, this regulator reduces no load power and increase the system efficiency as it uses negligible power in the normal operation mode

Once  $C_{VCC}$  is charged to the start–up threshold,  $V_{CC(on)}$ , typically 17 V (10.5 V for versions A and B), the start–up regulator is disabled and the controller is enabled. The start–up regulator remains disabled until  $V_{CC}$  falls below the lower supply threshold,  $V_{CC(off)}$ , typically 9.0 V, is reached. Once reached, the PFC controller is disabled reducing the bias current consumption of the IC.

The controller is disabled once a fault is detected. The controller will restart next time  $V_{CC}$  reaches  $V_{CC(on)}$  or after all non–latching faults are removed.

The supply capacitor provides power to the controller during power up. The capacitor must be sized such that a  $V_{CC}$  voltage greater than  $V_{CC(off)}$  is maintained while the auxiliary supply voltage is building up. Otherwise,  $V_{CC}$  will collapse and the controller will turn off. The operating IC bias current,  $I_{CC5}$ , and gate charge load at the drive outputs must be considered to correctly size  $C_{VCC}$ . The increase in current consumption due to external gate charge is calculated using Equation 1.

$$I_{CC(gatecharge)} = f \cdot Q_G$$
 (eq. 1)

where f is the operating frequency and  $Q_G$  is the gate charge of the external MOSFETs.

# **OPERATING MODE**

The NCP1615 PFC controller achieves power factor correction using the novel Current Controlled Frequency Foldback (CCFF) topology. In CCFF the circuit operates in the classical critical conduction mode (CrM) when the inductor current exceeds a programmable value. Once the current falls below this preset level, the frequency is linearly reduced, reaching about 26 kHz when the current is zero.





Figure 4. CCFF Operation

As illustrated in the top waveform in Figure 4, at high load, the boost stage operates in CrM. As the load decreases, the controller operates in a controlled frequency discontinuous mode.

Figure 5 details CCFF operation. A voltage representative of the input current ("current information") is generated. If this signal is higher than a 2.5 V internal reference (named "Dead–Time Ramp Threshold"), there is no deadtime and the circuit operates in CrM. If the current information signal is lower than the 2.5 V threshold, deadtime is added. The deadtime is the time necessary for the internal ramp to reach 2.5 V from the current information floor. Hence, the lower the current information is, the longer the deadtime. When the current information is 0.75 V, the deadtime is 15 μs.

To further reduce the losses, the MOSFET turn on is further delayed until its drain–source voltage is at its valley. As illustrated in Figure 5, the ramp is synchronized to the drain–source ringing. If the ramp exceeds the 2.5 V threshold while the drain–source voltage is below  $V_{in}$ , the ramp is extended until it oscillates above  $V_{in}$  so that the drive will turn on at the next valley.



<u>Togs:</u> CrM operation when the ourrent information exceeds the preset level during the demagnetization phase <u>Middle</u>; the circuit re-estarts at the next valley if the sum (ramp + ourrent information) exceeds the preset level during the dead-time, while the drain-source voltage is high

<u>Sottom:</u> the sum (ramp + ourrent information) exceeds the preset level while during the dead-time, the drain-source voltage is low. The circuit skips the ourrent valley and re-starts at the following one.

Figure 5. Dead-Time Generation

# **CURRENT INFORMATION GENERATION**

The FFcontrol pin sources a current that is representative of the input current. In practice,  $I_{FFcontrol}$  is built by multiplying the internal control signal ( $V_{REGUL}$ , i.e., the internal signal that controls the on time) by the internal sense voltage ( $V_{SENSE}$ ) that is proportional to the input voltage seen on the HV pin (see Figure 6).

The multiplier gain (Km of Figure 6) is four times less in high line conditions (that is when the "LLine" signal from the brownout block is in low state) so that  $I_{FFcontrol}$  provides a voltage representative of the input current across resistor  $R_{FF}$  placed between the FFcontrol pin and ground. The FFcontrol voltage,  $V_{FFcontrol}$ , is representative of the current information.




Figure 6. Generation of the Current Information in the NCP1615

## **SKIP MODE**

As illustrated in Figure 6 the circuit also skips cycles near the line zero crossing where the current is very low and subsequently the voltage across RFF is low. A comparator monitors  $V_{FFcontrol}$  and inhibits the switching operation when  $V_{FFcontrol}$  falls below the skip level,  $V_{skip(in)}$ , typically 0.65 V. Switching resumes when  $V_{FFcontrol}$  exceeds the skip exit threshold,  $V_{skip(out)}$ , typically 0.75 V (100 mV hysteresis). This function disables the driver to reduce power dissipation when the power transfer is particularly inefficient at the expense of slightly increased input current distortion. When superior power factor is needed, this

function can be inhibited offsetting the FFcontrol pin by 0.75 V. The skip mode capability is disabled whenever the PFC stage is not in nominal operation represented by the PFCOK signal.

The circuit does not abruptly interrupt the switching when  $V_{FFcontrol}$  falls below  $V_{skip(in)}$ . Instead, the signal  $V_{TON}$  that controls the on time is gradually decreased by grounding the  $V_{REGUL}$  signal applied to the  $V_{TON}$  processing block shown in Figure 11. Doing so, the on time smoothly decays to zero in 3 to 4 switching periods typically. Figure 7 shows the practical implementation of the FFcontrol circuitry.




Figure 7. CCFF Practical Implementation

CCFF maximizes the efficiency at both nominal and light load. In particular, the standby losses are reduced to a minimum. Also, this method avoids that the system stalls or jumps between drain voltage valleys. Instead, the circuit acts

so that the PFC stage transitions from the n valley to (n + 1) valley or vice versa from the n valley to (n - 1) cleanly as illustrated by Figure 8.




Figure 8. Valley Transitions Without Valley Jumping

### ON TIME MODULATION

Let's analyze the ac line current absorbed by the PFC boost stage. The initial inductor current at the beginning of each switching cycle is always zero. The coil current ramps up when the MOSFET is on. The slope is (Vin/L) where L is the coil inductance. At the end of the on time period  $(t_1)$ , the inductor starts to demagnetize. The inductor current ramps down until it reaches zero. The duration of this phase is  $(t_2)$ . In some cases, the system enters then the dead—time  $(t_3)$  that lasts until the next clock is generated.

V<sub>in</sub> L V<sub>ou</sub>

One can show that the ac line current is given by:

$$I_{in} = V_{in} \left[ \frac{t_1(t_1 + t_2)}{2TL} \right]$$
 (eq. 2)

Where  $T = (t_1 + t_2 + t_3)$  is the switching period and  $V_{in}$  is the ac line rectified voltage.

In light of this equation, we immediately note that  $I_{in}$  is proportional to  $V_{in}$  if  $[t_1*(t_1+t_2)/T]$  is a constant.




Figure 9. PFC Boost Converter (left) and Inductor Current in DCM (right)

The NCP1615 operates in voltage mode. As portrayed by Figure 10,  $t_1$  is controlled by the signal  $V_{TON}$  generated by the regulation block and an internal ramp as follows:

$$t_1 = \frac{C_{ramp} \cdot V_{TON}}{I_{ch}}$$
 (eq. 3)

The charge current is constant at a given input voltage (as mentioned, it is four times higher at high line compared to its value at low line). C<sub>ramp</sub> is an internal timing capacitor.

The output of the regulation block,  $V_{Control}$ , is linearly transformed into the signal  $V_{REGUL}$  varying between 0 and 1.5 V.  $V_{REGUL}$  is the voltage that is injected into the PWM section to modulate the MOSFET duty ratio. The NCP1615 includes circuitry that processes  $V_{REGUL}$  to generate the  $V_{TON}$  signal that is used in the PWM section (see Figure 11). It is modulated in response to the deadtime sensed during the precedent current cycles, that is, for a proper shaping of the ac line current. This modulation leads to:

$$V_{TON} = \frac{T \cdot V_{REGUL}}{t_1 + t_2}$$
 (eq. 4)

or

$$V_{TON} \cdot \frac{(t_1 + t_2)}{T} = V_{REGUL}$$

Given the low regulation bandwidth of the PFC systems,  $V_{Control}$  and thus  $V_{REGUL}$  are slow varying signals. Hence, the  $(V_{ton}*(t_1 + t_2)/T)$  term is substantially constant. Provided that during  $t_1$  it is proportional to  $V_{TON}$ , Equation 2 leads to:

$$I_{in} = k \cdot V_{in}$$

where k is a constant.

$$k = constant = \left[\frac{1}{2L} \cdot \frac{V_{REGUL}}{V_{REGUL(MAX)}} \cdot t_{on(MAX)}\right]$$

Where  $t_{on(MAX)}$  is the maximum on time obtained when  $V_{REGUL}$  is at its maximum level,  $V_{REGUL(MAX)}$ . The parametric table shows that  $t_{on(MAX)}$  is equal to 25  $\mu$ s ( $t_{ON(LL)}$ ) at low line and to 6.3  $\mu$ s ( $t_{on(HL)}$ ) at high line. Hence, we can rewrite the above equation as follows:

$$I_{in} = \frac{V_{in} \cdot t_{on(LL)}}{2 \cdot L} \cdot \frac{V_{REGUL}}{V_{REGUL(MAX)}}$$

at low line.

$$I_{in} = \frac{V_{in} \cdot t_{on(HL)}}{2 \cdot L} \cdot \frac{V_{REGUL}}{V_{REGUL (MAX)}}$$

From these equations, we can deduce the expression of the average input power at low line as shown below:

$$P_{in(ave)} = \frac{V_{in,rms}^{2} \cdot t_{on(LL)} \cdot V_{REGUL}}{2 \cdot L \cdot V_{REGUL}(MAX)}$$

The input power at high line is shown below:

$$P_{in(ave)} = \frac{V_{in,rms}^{2} \cdot t_{on(HL)} \cdot V_{REGUL}}{2 \cdot L \cdot V_{REGUL(MAX)}}$$

Hence, the maximum power that can be delivered by the PFC stage at low line is given by equation below:

$$P_{in(MAX)} = \frac{V_{in,rms}^{2} \cdot t_{on(LL)}}{2 \cdot I}$$

The maximum power at high line is given by the equation below:

$$P_{in(MAX)} = \frac{V_{in,rms}^{2} \cdot t_{on(HL)}}{2 \cdot L}$$

The input current is then proportional to the input voltage resulting in a properly shaped ac line current.

One can note that this analysis is also valid in CrM operation. This condition is just a particular case of this functioning where  $(t_3=0)$ , which leads to  $(t_1+t_2=T)$  and  $(V_{TON}=V_{REGUL})$ . That is why the NCP1615 automatically adapts to the conditions and transitions from DCM to CrM (and vice versa) without power factor degradation and without discontinuity in the power delivery.




Figure 10. PWM Circuit and Timing Diagram




Figure 11. V<sub>TON</sub> Processing Circuit

It is important to note that the "VTON processing circuit" compensates for long interruption of the driver activity by grounding the  $V_{TON}$  signal as shown in Figure 11. Long driver interruptions are represented by the STOP signal. Such faults (excluding OCP) are BUV\_fault, OVP, BONOK, OverStress, SKIP, staticOVP, Fast–OVP, RestartNOK and OFF mode. Otherwise, a long off time will be interpreted as normal deadtime and the circuit would over dimension  $V_{TON}$  to compensate it. Grounding the  $V_{TON}$  signal leads to a short soft–start period due to ramp up of  $V_{TON}$ . This helps reduce the risk of acoustic noise.

# **VOLTAGE REFERENCE**

A transconductance error amplifier regulates the PFC output voltage,  $V_{bulk}$ , by comparing the PFC feedback signal to an internal reference voltage,  $V_{REF}$ . The feedback signal is applied to the inverting input and the reference is connected to the non–inverting input of the error amplifier. A resistor divider scales down  $V_{bulk}$  to generate the PFC feedback signal.  $V_{REF}$  is trimmed during manufacturing to achieve an accuracy of  $\pm$  2.4%.

# REGULATION BLOCK AND LOW OUTPUT VOLTAGE DETECTION

A transconductance error amplifier (OTA) with access to the inverting input and output is provided. Access to the inverting input is provided by the FB pin and the output is accessible through the Control pin. The OTA features a typical transconductance gain,  $g_m$ , of 210  $\mu$ S. The amplifier source and sink currents,  $I_{EA(SRC)}$  and  $I_{EA(SNK)}$ , are typically 20  $\mu$ A.

The output voltage of the PFC stage is typically scaled down by a resistors divider and fed into the FB pin. The pin input bias current is minimized (less than 500 nA) to allow the use of a high impedance feedback network. At the same time, the bias current is enough to effectively ground the FB if the pin is open or floating.

The output of the error amplifier is brought to the Control pin for external loop compensation. The compensation network on the Control pin is selected to filter the bulk voltage ripple such that a constant control voltage is maintained across the ac line cycle and provide adequate phase boost. Typically a type 2 network is used, to set the

regulation bandwidth below about 20 Hz and to provide a decent phase boost.

The minimum control voltage,  $V_{Control(MIN)}$  is typically 0.5 V and it is set by an internal diode drop or  $V_F$ . maximum control voltage,  $V_{Control(MAX)}$  is typically 4.5 V. Therefore, the  $V_{Control}$  swing is 4 V.  $V_{Control}$  is offset down by a  $V_F$  and

scaled down by a resistor divider before it connects to the " $V_{TON}$  processing block" and the PWM section as shown in Figure 12. The output of the regulation block is a signal (" $V_{REGUL}$ " of the block diagram) that varies between 0 and a maximum value corresponding to the maximum on–time.




Figure 12. Regulation Block Diagram (left) Correspondence Between V<sub>control</sub> and V<sub>REGUL</sub> (right)

Given the low bandwidth of the regulation loop, abrupt variations of the load, may result in excessive over or undershoots.

The NCP1615 embeds a "dynamic response enhancer" circuitry (DRE) that limits output voltage undershoots. An internal comparator monitors the FB pin and if its voltage falls below 95.5% of its nominal value, it enables a pull–up current source,  $I_{boost(DRE)}$ , to increase the Control voltage by charging the compensation network and bring the system into regulation. The total current sourced from the Control Pin during DRE,  $I_{Control(DRE)}$ , is typically 220  $\mu$ A. This effectively appears as a 10x increase in the loop gain.

For versions A and B,  $I_{boost(DRE)}$  is disabled until the PFCOK signal goes high. The slow and gradual charge of the Control capacitor during power up softens the start–up sequence effectively achieving a soft–start. For versions C and D, a reduced current source,  $I_{boost(start-up)}$  (typically 80  $\mu$ A), is enabled to speed up the start–up sequence and achieve a faster start–up time.  $I_{boost(start-up)}$  is disabled when faults (i.e. Brownout) are detected.

Voltage overshoots are limited by the Soft Overvoltage Protection (SOVP) connected to the FB pin. The circuit reduces the power delivery when the output voltage exceeds 105% of its desired level. The NCP1615 does not abruptly interrupt the switching. Instead, the  $V_{TON}$  signal that

controls the on time is gradually decreased by grounding the  $V_{REGUL}$  signal applied to the  $V_{TON}$  processing block as shown in Figure 11. Doing so, the on time smoothly decays to zero in 3 to 4 cycles. If the output voltage keeps increasing, the Fast Overvoltage Protection (FOVP) comparator immediately disables the driver when the output voltage exceeds 107% of its desired level.

The Undervoltage (UVP) Comparator monitors the FB voltage and disables the PFC stage if the bulk voltage falls below 12% of its regulation level. Once an undervoltage fault is detected, the PFCOK signal goes low to disable the downstream converter and the control capacitor is grounded.

The Bulk Undervoltage Comparator (BUV) monitors the bulk voltage and disables the controller if the BUV voltage falls below the BUV threshold. The BUV threshold is a ratio of  $V_{REF}$  and it is given by  $K_{BUV/VREF}$ , typically 76% of  $V_{REF}$ . Once a BUV fault is detected the controller is disabled and the PFCOK signal goes low. The Control capacitor is slowly discharged until it falls below the skip level. The discharge delay forces a minimum off time for the downstream converter. Once the discharge phase is complete the circuit may attempt to restart if  $V_{CC}$  is above  $V_{CC(on)}$ . Otherwise, it will restart at the next  $V_{CC(on)}$ . The BUV fault is blanked while the PFCOK signal is low (i.e. during start—up) to allow a correct start—up sequence.

A dedicated comparator monitors the FB voltage to detect the presence of a line overvoltage (LOVP) fault. The line overvoltage threshold,  $V_{FB(LOVP)}$ , is typically 112.5%. A timer,  $t_{LOVP(blank)}$ , typically 50  $\mu$ s, blanks the line detect signal to prevent false detection during line transients and surge. Once a line OVP fault is detected the converter is latched.

The input to the Error Amplifier, the soft-OVP, line OVP, UVP and DRE Comparators is the FB pin. The table below shows the relationship between the nominal output voltage,  $V_{out(NOM)}$ , and the DRE, soft-OVP, Fast-OVP, line OVP and UVP levels.

Parameter	Symbol/Value
Nominal Output Voltage	$V_{out(NOM)}$
DRE Threshold	V <sub>out(NOM)</sub> *95.5%
Soft-OVP	V <sub>out(NOM)</sub> *105%
UVP	V <sub>out(NOM)</sub> *12%
Fast-OVP	V <sub>out(NOM)</sub> *107%
Line-OVP	V <sub>out(NOM)</sub> *112.5%

# **CURRENT SENSE AND ZERO CURRENT DETECTION**

The NCP1615 combines the PFC current sense and zero current detectors (ZCD) in a single input terminal, CS/ZCD. Figure 13 shows the circuit schematic of the current sense and ZCD detectors.




Figure 13. PFC Current Sense and ZCD Detectors
Schematic

# **Current Sense**

The PFC Switch current is sensed across a sense resistor,  $R_{sense}$ , and the resulting voltage ramp is applied to the CS/ZCD pin. The current signal is blanked by a leading edge blanking (LEB) circuit. The blanking period eliminates the leading edge spike and high frequency noise during the switch turn—on event. The LEB period,  $t_{OCP(LEB)}$ , is typically 200 ns. The Current Limit Comparator disables the driver once the current sense signal exceeds the overcurrent threshold,  $V_{OCP}$  typically 0.5 V.

# **PFC Zero Current Detection**

The CS pin is also designed to receive a signal from an auxiliary winding to detect the inductor demagnetization or

for zero current detection (ZCD). This winding is commonly known as a zero crossing detector (ZCD) winding. This winding provides a scaled version of the inductor voltage. Figure 14 shows the ZCD winding arrangement.




Figure 14. ZCD Winding Implementation

The ZCD winding voltage,  $V_{ZCD}$ , is positive while the PFC Switch is off and the inductor current decays to zero.  $V_{ZCD}$  drops to and rings around zero volts once the inductor is demagnetized. The ZCD winding voltage is applied through a diode,  $D_{ZCD}$ , to prevent this signal from distorting the current sense information during the on time. Therefore, the overcurrent protection is not impacted by the ZCD sensing circuitry.

As illustrated in Figure 13, an internal ZCD Comparator monitors the CS/ZCD voltage, V<sub>CS/ZCD</sub>. The start of the demagnetization phase is detected (signal ZCD is high) once V<sub>CS/ZCD</sub> exceeds the ZCD arming threshold, V<sub>ZCD(rising)</sub>, typically 750 mV. This comparator is able to detect ZCD pulses with a duration longer than 200 ns. When V<sub>CS/ZCD</sub> drops below the lower or trigger ZCD threshold, V<sub>ZCD(falling)</sub>, the end of the demagnetization phase is detected and the driver goes high within 200 ns.

When a ZCD signal is not detected during start—up or during the off time, an internal watchdog timer,  $t_{off1}$ , initiates the next drive pulse. The watchdog timer duration is typically 200  $\mu s$ . Once the watchdog timer expires the circuit senses the impedance at the CS/ZCD pin to detect if the pin is shorted and disable the controller. The CS/ZCD external components must be selected to avoid false fault detection. The recommended minimum impedance connected to the CS/ZCD pin is 3.9 k $\Omega$ . Practically,  $R_{CS}$  in Figure 14 must be higher than 3.9 k $\Omega$ .

# **POWER SAVING MODE**

Versions C and D of the NCP1615 has a low current consumption mode known as power saving mode (PSM). The supply current consumption in this mode is below  $100 \,\mu\text{A}$ . PSM operation is controlled by an external control signal. This signal is typically generated on the secondary side of the power supply and fed via an optocoupler.

The NCP1615 enters PSM in the absence of the control signal. The control signal is applied to the PSTimer pin. The block diagram is shown in Figure 15. Power saving mode operating waveforms are shown in Figure 16.

The NCP1615 controller starts once  $V_{CC}$  reaches  $V_{CC(on)}$  and no faults are present. The PSTimer pin is held at ground until the PFCOK signal goes high. This ensures the time to enter PSM is always constant.

Once the PFCOK signal goes high, the current source on the PSTimer pin, I<sub>PSTimer1</sub>, is enabled. I<sub>PSTimer1</sub> is typically 5.9 µA. The current source charges the capacitor connected from this pin to ground. Once V<sub>PSTimer</sub> reaches V<sub>PSTimer</sub>2 a 2<sup>nd</sup> current source, I<sub>PSTimer2</sub>, is enabled to speed up the charge of C<sub>PSM</sub>. V<sub>PSTimer2</sub> and I<sub>PSTimer2</sub> are typically 1 V and 1 mA, respectively. The controller enters PSM if the voltage on this exceeds, V<sub>PS</sub> in, typically 3.5 V. An external optocoupler or switch needs to pull down on this pin before its voltage reaches V<sub>PS</sub> in to prevent entering PSM. I<sub>PSTimer</sub> is disabled once the controller enters PSM. A resistor between this pin and ground discharges the PSTimer capacitor. The controller exits PSM once V<sub>PSTimer</sub> drops below V<sub>PS out</sub>, typically 0.5 V. At this time the start-up circuit is enabled to charge V<sub>CC</sub> up to V<sub>CC(on)</sub>. Once V<sub>CC</sub> charges to V<sub>CC(on)</sub> the capacitor on the PSTimer pin is discharged with an internal pull down transistor. The transistor is disabled once the PFCOK signal goes high. The time to enter PSM mode is calculated using Equations 3 through 7. The time to exit PSM mode is calculated using Equation 8.

$$t_{PSM(in)} = t_{PSM(in1)} + t_{PSM(in2)}$$
 (eq. 5)

$$t_{\text{PSM(in1)}} \approx -R_{\text{PSM}}C_{\text{PSM}} \cdot \ln \left(1 - \frac{V_{\text{PSTimer2}}}{I_{\text{PSTimer1}} * R_{\text{PSM}}}\right)$$

$$t_{PSM(in2)} \approx -R_{PSM}C_{PSM} \cdot In \left(1 - \frac{V_{PS\_in} - V_{PSTimer2}}{I_{PSTimer2} * R_{PSM}}\right)$$

$$t_{PSM(out)} = -R_{PSM}C_{PSM} \cdot In\left(\frac{V_{PS\_out}}{V_{PS\_in}}\right)$$
 (eq. 8)

During PSM, the start–up circuit on the HV pin maintains  $V_{CC}$  above  $V_{CC(off)}$ . The input filter capacitor discharge circuitry continues operation in PSM. The supply voltage is maintained in PSM by enabling the HV pin start–up circuit once  $V_{CC}$  falls below  $V_{CC(PS\_on)}$  (typically 11 V) and  $V_{HV}$  is at its minimum value as detected by the valley detection circuitry. The start–up circuit current in PSM is increased to  $I_{start2}$ , typically 12 mA, to reduce the time the start–up circuit is on and thus a lower voltage on the HV pin.

The start–up circuit is disabled once  $V_{CC}$  exceeds  $V_{CC(PS\_on)}$ . A voltage offset is observed on  $V_{CC}$  while the start–up circuit is enabled due to the capacitor ESR. This will cause the start–up circuit to turn off because  $V_{CC}$  exceeds  $V_{CC(PS\_on)}$ . Internal circuitry prevents the start–up circuit from turning on multiple times on the same ac line half–cycle. The start–up circuit will turn on the next half–cycle. Eventually,  $V_{CC}$  will be regulated several millivolts below  $V_{CC(PS\_on)}$ . The offset is dependent on the capacitor ESR.

This architecture enables the start–up circuit for the exact amount of time needed to regulate  $V_{CC}$ . This results in a significant reduction in power dissipation because the average input voltage during which the start–up circuit is on is greatly reduced. Figure 16 shows operating waveforms while in PSM.




Figure 15. NCP1615 Power Saving Mode Control Block Diagram




Figure 16. Power Saving Mode Operating Waveforms

Since the NCP1615 maintains the  $V_{CC}$  pin at  $V_{CC(PS\_on)}$  during PSM, the current consumption of the downstream converter can have an undesirable impact to power consumption. A simple mechanism to disconnect the supply voltage to the downstream converter during PSM is shown in Figure 17.




Figure 17. Downstream Converter Supply Removal Circuit

# BYPASS/BOOST DIODE SHORT CIRCUIT AND INRUSH CURRENT PROTECTION

It may be possible to turn on the MOSFET while a high current flows through the inductor. Examples of this condition include start—up when large inrush current is present to charge the bulk capacitor. Traditionally, a bypass diode is generally placed between the input and output high—voltage rails to divert this inrush current. If this diode is accidentally shorted or damaged, the MOSFET will operate at a minimum on time but the current can be very high causing a significant temperature increase.

The NCP1615 operates in a very low duty ratio to reduce the MOSFET temperature and protect the system in this "Over Stress" condition. This is achieved by disabling the drive signal if the  $V_{\rm ZCD(rising)}$  threshold is reached during the MOSFET conduction time. In this condition, a latch is set and the "OverStress" signal goes high. The driver is then disabled for a period determined by the overstress watchdog timer,  $t_{\rm off2}$ , typically 1 ms. This longer delay leads to a very low duty–ratio operation to reduce the risk of overheating. This operation also protects the system in the event of a boost diode short.




Figure 18. Current Sense and Zero Current Detection Blocks

## **PFCOK SIGNAL**

The PFCOK pin provides a dedicated 5 V reference when the PFC stage is in regulation. The pin is internally grounded during the following conditions:

- During Start-Up: It remains low until the output voltage achieves regulation and the voltage stabilizes at the right level.
- Low Output Voltage: If the PFC stage output voltage is below the bulk undervoltage (BUV\_Fault) level, this is indicative of a fault. The PFCOK signal then provides a means to disable and protect the downstream converter.
- Brownout fault is detected (after discharge of control capacitor).
- Low supply voltage: V<sub>CC</sub> falls below V<sub>CC(off)</sub>.
- Feedback undervoltage fault.
- Fault condition: A fault detected through the Fault pin.
- Open FB pin.
- Thermal Shutdown.
- Line voltage removal.

The circuit schematic of the PFCOK block is shown Figure 19.




Figure 19. PFCOK Circuit Schematic

The PFCOK circuit monitors the current sourced by the OTA. The OTA current reaches zero when the output voltage has reached its nominal level. This is represented in the block diagram by the "In\_Regulation" Signal. The PFCOK signal goes high when the current reaches zero or falls below

zero. The start-up phase is then complete and the PFCOK signal goes high until a fault is detected.

Another signal considered before setting the PFCOK signal is the BUV. The PFCOK signal will remain low until the bulk voltage is above the undervoltage threshold. The PFCOK signal will go low if the bulk voltage drops below its undervoltage threshold.

# **BROWNOUT DETECTION**

The HV pin provides access to the brownout and line voltage detectors. It also provides access to the input filter capacitor discharge circuit. The brownout detector detects main interruptions and the line voltage detector determines the presence of either 110 V or 220 V ac mains. Depending on the detected input voltage range device parameters are internally adjusted to optimize the system performance.

Line and neutral are diode "ORed" before connecting to the HV pin as shown in Figure 20. The diodes prevent the pin voltage from going below ground. A low value resistor in series with the diodes can be used for protection. A low value resistor is needed to reduce the voltage offset while sensing the line voltage.




Figure 20. High-Voltage Input Connection

The controller is enabled once  $V_{HV}$  is above the brownout threshold,  $V_{BO(start)}$ , typically 111 V, and  $V_{CC}$  reaches  $V_{CC(on)}$ . Figure 21 shows typical power up waveforms.




Figure 21. Start-Up Timing Diagram

A timer is enabled once  $V_{HV}$  drops below its disable threshold,  $V_{BO(stop)}$ , typically 100 V. The controller is disabled if  $V_{HV}$  doesn't exceed  $V_{BO(stop)}$  before the brownout timer expires,  $t_{BO}$ , typically 54 ms. The timer is

set long enough to ignore a single cycle dropout. The timer ramp starts charging once  $V_{HV}$  drops below  $V_{BO(stop)}$ . Figure 22 shows brownout detector waveforms during line dropout.




Figure 22. Brownout Operation During Line Dropout

# LINE RANGE DETECTOR

The input voltage range is detected based on the peak voltage measured at the HV pin. The line range detection circuit allows more optimal loop gain control for universal (wide input mains) applications. Discrete values are selected for the PFC stage gain (feedforward) depending on the input voltage range.

The controller compares  $V_{HV}$  to the high line select threshold,  $V_{lineselect(HL)}$ , typically 250 V. Once  $V_{HV}$  exceeds  $V_{lineselect(HL)}$ , the PFC stage operates in "high line" (Europe/Asia) or "220 Vac" mode. In high line mode the loop gain is divided by four, thus the internal PWM ramp slope is four times steeper. For Versions C4 and C5, the gain is divided by three, thus the ramp is three times steeper.

The default power–up mode of the controller is low line. The controller switches to "high line" mode if  $V_{HV}$  exceeds the high line select threshold for longer than the low to high line timer,  $t_{delay(line)}$ , typically 300  $\mu$ s as long as it was not

previously in high line mode. If the controller has switched to "low line" mode, it is prevented from switching back to "high line" mode until the valley detection circuit detects 8 valleys, even if t<sub>delay(line)</sub> has expired. In version C5, a lockout timer is started upon transitioning to "low line" mode. Instead of counting valleys, transition to "high line" mode is prevented until the lockout timer, t<sub>line(lockout)</sub> (typically 150 ms), expires. The timer and logic is included to prevent unwanted noise from toggling the operating line level.

In "high line" mode the high to low line timer,  $t_{line}$ , (typically 25 ms for Version C5 and 54 ms for all other versions) is enabled once  $V_{HV}$  falls below  $V_{lineselect(LL)}$ , typically 236 V. It is reset if  $V_{HV}$  exceeds  $V_{lineselect(LL)}$ . The controller switches back to "low line" mode if the high to low line timer expires. Figures 23 and 24 show operating waveforms of the line detector circuit. For Version C5, Figure 25 shows the operation of the lockout timer.




Figure 23. Line Detector Timing Waveforms




Figure 24. Valley Counter Operation (All Versions Except C5)




Figure 25. Lockout Timer Operation (Version C5 Only)

# **OUTPUT DRIVE SECTION**

The NCP1615 incorporates a large MOSFET driver. It is a totem pole optimized to minimize the cross conduction current during high frequency operation. It has a high drive current capability (–500/+800 mA) allowing the controller to effectively drive high gate charge power MOSFET.

The device maximum supply voltage,  $V_{CC(MAX)}$ , is 30 V. Typical high voltage MOSFETs have a maximum gate voltage rating of 20 V. The driver incorporates an active voltage clamp to limit the gate voltage on the external MOSFETs. The voltage clamp,  $V_{DRV(high)}$ , is typically 12 V with a maximum limit of 14 V.

The gate driver is kept in a sinking mode whenever the controller is disabled. This occurs when the Undervoltage Lockout is active or more generally whenever the controller detects a fault and enters off mode (i.e., when the "STDWN" signal of the block diagram is high).

# **OFF MODE**

The controller is disabled and in a low current mode if any of the following faults are detected:

- Low supply input voltage. An undervoltage (or UVLO) fault is detected if V<sub>CC</sub> falls below V<sub>CC(off)</sub>.
- Thermal shutdown is activated due to high die temperature.

- A brownout fault is detected.
- The controller enters skip mode (see block diagram)
- A bulk undervoltage fault is detected.
- The controller enters latch mode.

Generally speaking, the circuit turns off when the conditions are not proper for desired operation. In this mode, the controller stops operation and most of the internal circuitry is disabled to reduce power consumption. Below is description of the IC operation in off mode:

- The driver is disabled.
- The controller maintains V<sub>CC</sub> between V<sub>CC(on)</sub> and V<sub>CC(off)</sub>.
- The following blocks or features remain active:
  - Brownout detector.
  - Thermal shutdown.
  - The undervoltage protection ("UVP") detector.
  - The overvoltage latch input remains active
- V<sub>Control</sub> is grounded to ensure a controlled start-up sequence once the fault is removed.
- The PFCOK pin is internally grounded.
- The output of the "V<sub>TON</sub> processing block" is grounded.

### SYSTEM FAILURE DETECTION

When manufacturing a power supply, elements can be accidentally shorted or improperly soldered. Such failures can also occur as the system ages due to component fatigue, excessive stress, soldering faults, or external interactions. In particular, a pin can be grounded, left open, or shorted to an adjacent pin. Such open/short situations require a safe failure without smoke, fire, or loud noises. The NCP1615 integrates functions that ease meeting this requirement. Among them are:

- GND connection fault. If the GND pin is properly connected, the supply current drawn from the positive terminal of the VCC capacitor, flows out of the GND pin and returns to the negative terminal of the VCC capacitor. If the GND pin is disconnected, the internal ESD protection diodes provides a return path. An open or floating GND pin is detected if current flows in the CS/ZCD ESD diode. If current flow is detected for 200 µs, a fault is acknowledged and the controller stops operating.
- Open CS/ZCD Pin: A pull-up current source, I<sub>CS/ZCD(bias1)</sub>, on the CS/ZCD pin allows detection of an open CS/ZCD pin. I<sub>CS/ZCD1</sub>, is typically 1 μA. If the pin is open, the voltage on the pin will increase to the supply rail. This condition is detected and the controller is disabled.
- Grounded CS/ZCD Pin: If the CS/ZCD pin is grounded, the circuit cannot detect a ZCD transition, activating the watchdog timer (typically 200  $\mu s$ ). Once the watchdog timer expires, a pull-up current source,  $I_{CS/ZCD2}$ , sources 250  $\mu A$  to pull-up the CS/ZCD pin. The driver is inhibited until the CS/ZCD pin voltage exceeds the ZCD arming threshold,  $V_{ZCD(rising)}$ , typically 0.75 V. Therefore, if the pin is grounded, the voltage on the pin will not exceed  $V_{ZCD(rising)}$  and drive pulses will be inhibited. The external impedance should be above 3.9  $k\Omega$  to ensure correct operation.
- Boost or bypass diode short. The NCP1615 addresses
  the short situations of the boost and bypass diodes (a
  bypass diode is generally placed between the input and
  output high-voltage rails to divert this inrush current).
  Practically, the overstress protection is implemented to
  detect such conditions and forces a low duty ratio
  operation until the fault is removed.

# **FAULT INPUT**

The NCP1615 includes a dedicated fault input accessible via the Fault pin. The controller can be latched by pulling up the pin above the upper fault threshold,  $V_{Fault(OVP)}$ , typically 3.0 V. The controller is disabled if the Fault pin voltage,  $V_{Fault}$ , is pulled below the lower fault threshold,  $V_{Fault(OTP\_in)}$ , typically 0.4 V. The lower threshold is

normally used for detecting an overtemperature fault. The controller operates normally while the Fault pin voltage is maintained within the upper and lower fault thresholds. Figure 26 shows the architecture of the Fault input.

The lower fault threshold is intended to be used to detect an overtemperature fault using an NTC thermistor. A pull up current source  $I_{Fault(OTP)}$ , (typically 45.5  $\mu A$ ) generates a voltage drop across the thermistor. The resistance of the NTC thermistor decreases at higher temperatures resulting in a lower voltage across the thermistor. The controller detects a fault once the thermistor voltage drops below  $V_{Fault(OTP\_in)}$ . Versions A and C latch-off the controller after an overtemperature fault is detected. In versions B and D the controller is re-enabled once the fault is removed such that  $V_{Fault}$  increases above  $V_{Fault(OTP\_out)}$  and  $V_{CC}$  reaches  $V_{CC(on)}$ . Figure 27 shows typical waveforms related to the latch version where—as Figure 28 shows waveforms of the auto-recovery version.

An active clamp prevents the Fault pin voltage from reaching the upper latch threshold if the pin is open. To reach the upper threshold, the external pull-up current has to be higher than the pull-down capability of the clamp (set by  $R_{Fault(clamp)}$ ) at  $V_{Fault(clamp)}$ ). The upper fault threshold is intended to be used for an overvoltage fault using a Zener diode and a resistor in series from the auxiliary winding voltage,  $V_{AUX}$ . The controller is latched once  $V_{Fault}$ .exceeds  $V_{Fault(OVP)}$ .

The Fault input signal is filtered to prevent noise from triggering the fault detectors. Upper and lower fault detector blanking delays,  $t_{\rm delay(OVP)}$  and  $t_{\rm delay(OTP)}$  are both typically 30  $\mu$ s. A fault is detected if the fault condition is asserted for a period longer than the blanking delay.

The controller bias current is reduced during power up by disabling most of the circuit blocks including  $I_{Fault(OTP)}$ . This current source is enabled once  $V_{CC}$  reaches  $V_{CC(on)}$ . A bypass capacitor is usually connected between the Fault and GND pins and it will take some time for  $V_{Fault}$  to reach its steady state value once  $I_{Fault(OTP)}$  is enabled. To prevent false detection of an OTP fault during power up, a dedicated timer,  $t_{blank(OTP)}$ , blanks the OTP signal during power up. The  $t_{blank(OTP)}$ , duration is typically 5 ms. In versions B and D,  $I_{Fault(OTP)}$  remains enabled while the lower fault is present independent of  $V_{CC}$  in order to provide temperature hysteresis.  $I_{Fault(OTP)}$  is disabled once the fault is removed. The controller can detect an upper fault (i.e. overvoltage) once  $V_{CC}$  exceeds  $V_{CC(reset)}$ .

Once the controller is latched, it is reset if a brownout condition is detected or if  $V_{CC}$  is cycled down to its reset level,  $V_{CC(reset)}$ . In the typical application these conditions occur only if the ac voltage is removed from the system. The internal latch also resets once the controller enters power saving mode. Prior to reaching  $V_{CC(reset)}$   $V_{fault(clamp)}$  is set at 0 V.




Figure 26. Fault Detection Schematic




Figure 27. Latch-off Function Timing Diagram




Figure 28. OTP Auto-Recovery Timing Diagram

## STANDBY OPERATION

A signal proportional to the downstream converter output power is applied to the STDBY pin to enable standby mode operation. A STDBY voltage below the standby threshold,  $V_{standby}$ , typically 300 mV, forces the controller into a controlled burst mode, or standby mode.

In standby mode, the driver is disabled until the bulk voltage falls below the bulk restart level. At which point, the driver is re–enabled. The bulk restart level determines the minimum bulk voltage in standby mode. As long as the STBY pin voltage is below the standby threshold, the controller will operate in controlled burst mode.

The controller is not allowed to enter standby mode while the PFCOK signal is low. A dedicated timer, t<sub>blank(STDBY)</sub>, blanks the standby signal for 1 ms (typically) right after the PFCOK signal transitions high. This ensures the signal proportional to the downstream converter output power has enough time to build up and prevent disabling the PFC while powering up the downstream converter. The standby circuit block is shown in Figure 29.




Figure 29. Standby Circuit Block

## ADJUSTABLE BULK VOLTAGE HYSTERESIS

The bulk restart threshold allows the user to enable the bulk level at which the controller exits standby mode. The restart threshold is set at 2% below the internal reference,  $V_{REF}$ . The ratio between  $V_{REF}$  and the restart level is given by  $K_{Restart}$ . The user can set a restart level of 2% below the regulation level without using additional components as shown in Figure 30. If a different restart level is desired, a resistor network can be used as shown in Figure 31.




Figure 30. Minimum Restart Level Configuration




Figure 31. Restart Level Adjustment

A pull-down current source, I<sub>restart(bias)</sub>, pulls the Restart pin down to ground if it is left open. This triggers the open pin protection and disables the controller.

## LINE REMOVAL

Safety agency standards require the input filter capacitors to be discharged once the ac line voltage is removed. A resistor network is the most common method to meet this requirement. Unfortunately, the resistor network consumes power across all operating modes and it is a major contributor of input power losses during light–load and no–load conditions.

The NCP1615 eliminates the need of external discharge resistors by integrating active input filter capacitor discharge circuitry. A novel approach is used to reconfigure the high voltage start—up circuit to discharge the input filter capacitors upon removal of the ac line voltage. The line removal detection circuitry is always active to ensure safety compliance.

The line removal is detected by digitally sampling the voltage present at the HV pin, and monitoring the slope.

A timer, t<sub>line(removal)</sub> (typically 100 ms), is used to detect when the slope of the input signal is negative or below the resolution level. The timer is reset any time a positive slope is detected. Once the timer expires, a line removal condition is acknowledged initiating an X2 capacitor discharge.

Once the controller detects the absence of the ac line voltage, the controller is disabled and the PFCOK signal transitions low.

A second timer,  $t_{line(discharge)}$  (typically 32 ms), is used for the time limiting of the discharge phase to protect the device against overheating. Once the discharge phase is complete,  $t_{line(discharge)}$  is reused while the device checks to see if the line voltage is reapplied. The discharging process is cyclic and continues until the ac line is detected again or the voltage across the X2 capacitor is lower than  $V_{HV(discharge)}$  (30 V maximum). This feature allows the device to discharge large X2 capacitors in the input line filter to a safe level. It is important to note that the HV pin cannot be connected to any dc voltage due to this feature, i.e. directly to bulk capacitor.

The diodes connecting the AC line to the HV pin should be placed after the system fuse. A resistor in series with the diodes is recommended to limit the current during transient events. A low value resistor (< 1 k $\Omega$ ) should be used to reduce the voltage drop and thus allow more accurate measurement of the input voltage when the start–up circuit is enabled.

Larger resistor values may be used to improve surge immunity, however, care must be taken to avoid falsely triggering brownout during start–up. A maximum  $V_{CC}$  capacitor of 22  $\mu F \pm 20\%$  ensures that brownout will never be triggered during start–up.




Figure 32. Line Removal Timing




Figure 33. Line Removal Timing with AC Reapplied

# **V<sub>CC</sub> DISCHARGE**

If the downstream converter is latched due to a fault, it will require the supply voltage to be removed to reset the controller. Depending on the supply capacitor and current consumption, this may take a significant amount of time after the line voltage is removed. The NCP1615 uses the voltage at the HV pin to detect a line removal and discharge the  $V_{CC}$  capacitor, effectively resetting the downstream converter.

Immediately following the X2 discharge phase,  $V_{CC}$  is discharged by a current sink,  $I_{CC(discharge)}$ , typically 23 mA. The current sink is disabled and the device is allowed to restart once  $V_{CC}$  to falls down to  $V_{CC(discharge)}$  (5 V maximum). This operation is shown in Figure 32.

If the ac line is reapplied during the X2 discharge phase, the device will immediately enter the  $V_{CC}$  discharge phase as shown in Figure 33. The device will not restart until the  $V_{CC}$  discharge phase is completed and  $V_{CC}$  charges to  $V_{CC(on)}$ .

# **FEEDBACK DISCONNECT**

The PFC output voltage is typically sensed using a resistor divider comprised of R3 and R4 as shown in Figure 34. The resistor divider consumes power when the PFC stage is disabled. Versions C and D of the NCP1615 integrate a 700 V switch, PFC FB Switch, between the HVFB and FB pins. The PFC FB Switch connects in series between R3 and R4 to disconnect the resistors and reduce input power when the PFC stage is in PSM or latched mode.




Figure 34. PFC FB Switch

The maximum on resistance of the PFC FB Switch,  $R_{PFBswitch(on)}$ , is  $10~k\Omega$ . Because the PFC FB Switch is in series with R3 and R3's value is several orders of magnitudes larger, the switch introduces minimal error on the regulation level. The off state leakage current of the PFC FB Switch,  $I_{PFBSwitch(off)}$ , is less than 3  $\mu A$ .

# **TEMPERATURE SHUTDOWN**

An internal thermal shutdown circuit monitors the junction temperature of the IC. The controller is disabled if the junction temperature exceeds the thermal shutdown threshold,  $T_{SHDN}$ , typically 150°C. A continuous  $V_{CC}$  hiccup is initiated after a thermal shutdown fault is detected. The controller restarts at the next  $V_{CC(on)}$  once the IC temperature drops below below  $T_{SHDN}$  by the thermal shutdown hysteresis,  $T_{SHDN(HYS)}$ , typically 50°C.

The thermal shutdown fault is also cleared if  $V_{CC}$  drops below  $V_{CC(reset)}$ , or if a brownout/line removal fault is detected. A new power up sequences commences at the next  $V_{CC(on)}$  once all the faults are removed.




Figure 35.  $V_{CC(on)}$  (Version A/B) vs. Temperature

Figure 36.  $V_{CC(on)}$  (Version C/D) vs. Temperature




Figure 37. V<sub>CC(off)</sub> vs. Temperature

Figure 38. V<sub>CC(HYS)</sub> (Version A/B) vs. Temperature




Figure 39. V<sub>CC(HYS)</sub> (Version C/D) vs. Temperature




Figure 40. V<sub>CC(reset)</sub> vs. Temperature




Figure 41.  $V_{CC(inhibit)}$  vs. Temperature




Figure 42. t<sub>startup</sub> vs. Temperature




Figure 43. I<sub>start1</sub> (Version C/D) vs. Temperature




Figure 44. I<sub>start2</sub> (Version C/D) vs. Temperature




Figure 45. I<sub>HV(off1)</sub> vs. Temperature




Figure 46. I<sub>CC1</sub> vs. Temperature




Figure 47. I<sub>CC2</sub> vs. Temperature




Figure 48. I<sub>CC2b</sub> (Version A/B) vs. Temperature




Figure 49. I<sub>CC3</sub> vs. Temperature




Figure 50. I<sub>CC4</sub> vs. Temperature




Figure 51. I<sub>CC5</sub> vs. Temperature




Figure 52. t<sub>line(removal)</sub> vs. Temperature




Figure 53. t<sub>line(discharge)</sub> vs. Temperature




Figure 54. V<sub>BO(start)</sub> (Version A/B/C/D) vs. Temperature




Figure 55. V<sub>BO(start)</sub> (Version C2/D2) vs. Temperature




Figure 56. V<sub>BO(start)</sub> (Version C3) vs. Temperature




Figure 57. V<sub>BO(stop)</sub> (Version A/B/C/D) vs. Temperature






Figure 58. V<sub>BO(stop)</sub> (Version C2/D2) vs. Temperature



10.90 10.85 10.80 10.75 10.70 10.65 -40 -20 0 20 40 60 80 100 120 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 59. V<sub>BO(stop)</sub> (Version C3) vs. Temperature

Figure 60. V<sub>BO(HYS)</sub> (Version A/B/C/C3/D) vs. Temperature







Figure 61. V<sub>BO(HYS)</sub> (Version C2/D2) vs. Temperature

Figure 62. V<sub>lineselect(HL)</sub> vs. Temperature








Figure 63. V<sub>lineselect(HL)</sub> (Version C3) vs. Temperature

Figure 64. V<sub>lineselect(LL)</sub> vs. Temperature








Figure 77. t<sub>OCP(delay)</sub> vs. Temperature




Figure 78. t<sub>OVS(LEB)</sub> vs. Temperature




Figure 79. t<sub>OVS(delay)</sub> vs. Temperature




Figure 80. t<sub>ZCD</sub> vs. Temperature




Figure 81. t<sub>DT2</sub> vs. Temperature






Figure 82. t<sub>DT2</sub> (Version C3) vs. Temperature



# **TYPICAL CHARACTERISTICS**

246


244



FOVP/UVP(bias1) (nA) 242 240 238 236 234 232 -20 0 20 40 60 80 100 -40 120 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 89.  $I_{FB(SNK2)}$  vs. Temperature

Figure 90. I<sub>FOVP/UVP(bias1)</sub> vs. Temperature






Figure 91. I<sub>FOVP/UVP(bias2)</sub> vs. Temperature

Figure 92. I<sub>restart(bias)</sub> vs. Temperature






Figure 93.  $I_{Fault(OTP)}$  vs. Temperature


# PACKAGE DIMENSIONS


# SOIC-14 NB, LESS PIN 13

CASE 751AN ISSUE A










- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT
- MAXIMUM MATERIAL CONDITION.

  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.

  5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

	MILLIMETERS				
DIM	MIN	MAX			
Α	1.35	1.75			
A1	0.10	0.25			
A3	0.19	0.25			
b	0.35	0.49			
D	8.55	8.75			
Е	3.80	4.00			
е	1.27	BSC			
Н	5.80	6.20			
h	0.25	0.50			
L	0.40	1.25			
М	0 °	7°			




**DIMENSIONS: MILLIMETERS** 

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# PACKAGE DIMENSIONS

# SOIC-16 NB, LESS PIN 15

CASE 752AC ISSUE O




### NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M. 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION & DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE PROTRUSION SHALL BE
  0.13 TOTAL IN EXCESS OF THE & DIMENSION AT
  MAXIMUM MATERIAL CONDITION.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

	MILLIMETERS	
DIM	MIN	MAX
Α	1.35	1.75
A1	0.10	0.25
b	0.35	0.49
С	0.19	0.25
D	9.80	10.00
E	3.80	4.00
е	1.27 BSC	
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.25
М	0°	7°

# **SOLDERING FOOTPRINT\***



**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding t

# **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative