

**256 Kb (64K x 4) Static RAM**

**Features**


- **Fast access time: 15 ns and 25 ns**
- **Wide voltage range: 5.0V ± 10% (4.5V to 5.5V)**
- **CMOS for optimum speed/power**
- **TTL-compatible inputs and outputs**
- **CY7C194BN is available in 24 DIP, 24 SOJ packages.**

**General Description [1]**

The CY7C194BN is a high-performance CMOS Asynchronous SRAM organized as 64K x 4 bits that supports an asynchronous memory interface. The device features an automatic power-down feature that significantly reduces power consumption when deselected.

See the Truth Table in this data sheet for a complete description of read and write modes.

The CY7C194BN is available in 24 DIP, 24 SOJ package(s).



**Product Portfolio**


	<b>-15</b>	<b>-25</b>	<b>Unit</b>
Maximum Access Time	15	25	ns
Maximum Operating Current	80	80	mA
Maximum CMOS Standby Current	10	10	mA

**Notes:**


1. For best-practice recommendations, please refer to the Cypress application note *System Design Guidelines* on [www.cypress.com](http://www.cypress.com).

Pin Layout and Specification

**CY7C194BN 24 SOJ (8 × 15 × 3.5 mm)**



**CY7C194BN 24 DIP (6.6 × 31.8 × 3.5 mm)**



**Pin Description**

Pin	Type	Description	CY7C194BN	
			24 DIP	24 SOJ
A <sub>X</sub>	Input	<b>Address Inputs.</b>	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 18, 19, 20, 21, 22, 23	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 18, 19, 20, 21, 22, 23
$\overline{\text{CE}}$	Control	<b>Chip Enable.</b>	11	11
I/O <sub>X</sub>	Input or Output	<b>Data Input/Outputs.</b>	14, 15, 16, 17	14, 15, 16, 17
NC	–	<b>No Connect.</b> Pins are not internally connected to the die.	–	–
V <sub>CC</sub>	Supply	<b>Power (5.0V).</b>	24	24
$\overline{\text{WE}}$	Control	<b>Write Enable.</b>	13	13

**CY7C194BN Truth Table**

CE	WE	I/O <sub>X</sub>	Mode	Power
H	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	H	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Data In	Write	Active (I <sub>CC</sub> )

**Maximum Ratings** (Above which the useful life may be impaired. For user guidelines, not tested.)

Parameter	Description	Value	Unit
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>AMB</sub>	Ambient Temperature with Power Applied (i.e. case temperature)	-55 to +125	°C
V <sub>CC</sub>	Core Supply Voltage Relative to V <sub>SS</sub>	-0.5 to +7.0	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Voltage Applied to any Pin Relative to V <sub>SS</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>OUT</sub>	Output Short-Circuit Current	20	mA
V <sub>ESD</sub>	Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001	V
I <sub>LU</sub>	Latch-up Current	> 200	mA

### Operating Range

Range	Ambient Temperature (T <sub>A</sub> )	Voltage Range (V <sub>CC</sub> )
Commercial	0°C to 70°C	5.0V ± 10%

### DC Electrical Characteristics<sup>[3]</sup>

Parameter	Description	Condition	15 ns		25 ns		Unit
			Min.	Max.	Min.	Max.	
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.8	-0.5	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>oh</sub> = -4.0 ma	2.4	-	2.4	-	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>ol</sub> = 8.0 ma	-	0.4	-	0.4	V
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = F <sub>MAX</sub> = 1 / t <sub>RC</sub>	-	80	-	80	mA
I <sub>SB1</sub>	Automatic $\overline{CE}$ Power-down Current TTL Inputs	V <sub>CC</sub> = Max., $\overline{CE} \geq V_{IH}$ , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = F <sub>MAX</sub>	-	30	-	30	mA
I <sub>SB2</sub>	Automatic $\overline{CE}$ Power-down Current CMOS Inputs	V <sub>CC</sub> = Max., $\overline{CE} \geq V_{CC} - 0.3v$ , V <sub>IN</sub> > V <sub>CC</sub> - 0.3v or V <sub>IN</sub> ≤ 0.3, f = 0, Commercial	-	10	-	10	mA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>i</sub> ≤ V <sub>CC</sub> , Output Disabled	-5	+5	-5	+5	μA
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>i</sub> ≤ V <sub>CC</sub>	-5	+5	-5	+5	μA

### Capacitance<sup>[2]</sup>

Parameter	Description	Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	7	pF
C <sub>OUT</sub>	Output Capacitance		10	



### Thermal Resistance<sup>[4]</sup>

Parameter	Description	Conditions	CY7C194BN		Unit
			24 DIP	24 SOJ	
θ <sub>JA</sub>	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 square inches, two-layer printed circuit board	75.69	84.15	°C/W
θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		33.80	37.56	



**Note:**

2. Tested initially and after any design or process change that may affect these parameters
3. V<sub>IL</sub>(min) = -2.0V for pulse durations of less than 20 ns.
4. Test Conditions assume a transition time of 3ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V

AC Test Loads



Thevenin Equivalent



\* including scope and jig capacitance

AC Test Conditions


Parameter	Description	Nom.	Unit
C1	Capacitor 1	30	pF
C2	Capacitor 2	5	
R1	Resistor 1	480	Ω
R2	Resistor 2	255	
R3	Resistor 3	480	
R4	Resistor 4	255	
R <sub>TH</sub>	Resistor Thevenin	167	
V <sub>TH</sub>	Voltage Thevenin	1.73	V

**AC Electrical Characteristics**<sup>[2, 5, 6, 7]</sup>

Parameter	Description	15 ns		25 ns		Unit
		Min	Max	Min	Max	
$t_{RC}$	Read Cycle Time	15	–	25	–	ns
$t_{AA}$	Address to Data Valid	–	15	–	25	ns
$t_{OHA}$	Data Hold from Address Change	3	–	3	–	ns
$t_{ACE}$	$\overline{CE}$ to Data Valid	–	15	–	25	ns
$t_{LZCE}$	$\overline{CE}$ to Low Z	3	–	3	–	ns
$t_{HZCE}$	$\overline{CE}$ to High Z	–	7	–	10	ns
$t_{PU}$	$\overline{CE}$ to Power-up	0	–	0	–	ns
$t_{PD}$	$\overline{CE}$ to Power-down	–	15	–	25	ns
$t_{WC}$	Write Cycle Time	15	–	25	–	ns
$t_{SCE}$	$\overline{CE}$ to Write End	10	–	18	–	ns
$t_{AW}$	Address Set-up to Write End	10	–	20	–	ns
$t_{HA}$	Address Hold from Write End	0	–	0	–	ns
$t_{SA}$	Address Set-up to Write Start	0	–	0	–	ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	9	–	18	–	ns
$t_{SD}$	Data Set-Up to Write End	8	–	10	–	ns
$t_{HD}$	Data Hold from Write End	0	–	0	–	ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z	–	7	–	10	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z	3	–	3	–	ns

**Timing Waveforms**

**Read Cycle No. 1**<sup>[8, 9]</sup>




**Notes:**


5. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
6. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW.  $\overline{CE}$  and  $\overline{WE}$  must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
7.  $t_{HZCE}$ ,  $t_{HZWE}$  are specified as in part (b) of the A/C Test Loads. Transitions are measured  $\pm 200$  mV from steady state voltage.
8. Device is continuously selected.  $\overline{CE} = V_{IL}$ .
9.  $\overline{WE}$  is HIGH for Read Cycle.

Timing Waveforms (continued)

Read Cycle No. 2<sup>[2, 10, 11]</sup>



Write Cycle No. 1 (WE Controlled)<sup>[2, 12]</sup>




Notes:

- 10. WE is HIGH in read cycle.
- 11. Address valid prior to or coincident with CE transition LOW.
- 12. The minimum write cycle time is the sum of tHZWE and tSD.

Timing Waveforms (continued)

Write Cycle No. 2 ( $\overline{CE}$  Controlled)<sup>[13, 14]</sup>



Notes:

- 13. This cycle is  $\overline{CE}$  controlled.
- 14. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.





**Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Power Option	Operating Range
15	CY7C194BN-15PC	51-85013	24 DIP (6.6 x 31.8 x 3.5 mm)	Standard	Commercial
	CY7C194BN-15VC	51-85030	24 SOJ (8 x 15 x 3.5 mm)	Standard	Commercial
25	CY7C194BN-25VC	51-85030	24 SOJ (8 x 15 x 3.5 mm)	Standard	Commercial

Please contact local sales representative regarding availability of these parts.

**Package Diagrams**



All product and company names mentioned in this document may be the trademarks of their respective holders.

**Document History Page**

<b>Document Title: CY7C194BN 256 Kb (64K x 4) Static RAM</b> <b>Document Number: 001-06446</b>				
<b>REV.</b>	<b>ECN No.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	424111	See ECN	NXR	New Data Sheet