## PERFORMANCE FEATURES

ADSP-21060 Core Processor (. . . $\times 4$ )
480 MFLOPS Peak, 320 MFLOPS Sustained 25 ns Instruction Rate, Single-Cycle Instruction Execution-Each of Four Processors
16 Mbit Shared SRAM (Internal to SHARCs)
4 Gigawords Addressable Off-Module Memory
Sixteen 40 Mbyte/s Link Ports (Four per SHARC)
Eight $40 \mathrm{Mbit} / \mathrm{s}$ Independent Serial Ports (Two fkem Each SHARC)
5 V and 33 V Operation
32-Bit Single/Precision and 40-Bit Extended Predision YEEELFloating Point Data FOxmats, or 32-Bit Fixed Point Data Formet
TEEE JJAG/Standard 1149.1 Test Access Pory and On-Chip Emutation
PACKAGING FEATURES
452-Lead Ceramic Ball Grid Array (CBGA)
1.85" (47 mm) Body Size
0.200" Max Height
0.050" Ball Pitch

29 Grams (typical)
$\theta_{\mathrm{Jc}}=0.36^{\circ} \mathrm{C} / \mathrm{W}$

FUNCTIONAL BLOCK DIAGRAM


## GENERAL DESCRIPTION

The AD14160/AD14160L Quad-SHARC Ceramic Ball Grid Array (CBGA) puts the power of the first generation AD14060 (CQFP) DSP multiprocessor into a very high density ball grid array package; now with additional link and serial I/O pinned out, beyond that from the CQFP package. The core of the multiprocessor is the ADSP-21060 DSP microcomputer. The AD14x60 modules have the highest performance-density and lowest cost- performance ratios of any in their class. They are ideal for applications requiring higher levels of performance and/or functionality per unit area.
The AD14160/AD14160L takes advantage of the built-in multiprocessing features of the ADSP-21060 to achieve 480 peak MFLOPS with a single chip type, in a single package. The onchip SRAM of the DSPs provides 16 Mbits of on-module shared SRAM. The complete shared bus ( 48 data, 32 address) is also brought off-module for interfacing with expansion memory or other peripherals.

SHARC is a registered trademark of Analog Devices, Inc.

## REV. A

[^0]The ADSP-21060 link ports are interconnected to provide direct communication among the four SHARCs as well as high speed off-module access. Internally, links connect the SHARC in a ring. Externally, each SHARC has a total of $160 \mathrm{Mbytes} / \mathrm{s}$ link port bandwidth.
Multiprocessor performance is enhanced with embedded power and ground planes, matched impedance interconnect, and optimized signal routing lengths and separation. The fully tested and ready-to-insert multiprocessor also significantly reduces board space.


One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703
© Analog Devices, Inc., 1998

## AD14160/AD14160L

## DETAILED DESCRIPTION

Architectural Features
ADSP-21060 Core
The AD14160/AD14160L is based on the powerful ADSP-21060 (SHARC) DSP chip. The ADSP-21060 SHARC combines a high performance floating-point DSP core with integrated, onchip system features including a 4 Mbit SRAM memory, host processor interface, DMA controller, serial ports, and both link port and parallel bus connectivity for glueless DSP multiprocessing, (see Figure 1). It is fabricated in a high speed, low power CMOS process, and has a 25 ns instruction cycle time. The arithmetic/ logic unit (ALU), multiplier and shifter all perform singlecycle instructions, and the three units are arranged in parallel, maximizing computational throughput.
The SHARC features an enhanced Harvard architecture in which the da memor $(\mathrm{DM})$ bus transfers data, and the probran memory (PM) b/as transfers both instructions and data. There is also on on-chip instrut ion cachewhiek selectively faches only those ingtructions uhose fetcherenflic with the LM Dus data ackesses. This combines with the separate program and data menory buse to enable three bus operation for feetiing an instruction and two operands all in a single cyple. The SHARC also contains a general purkose data register file. which
is a 10 -port, 32 -register ( 16 primary, 16 secondary) file. Each SHARC's core also implements two data address generators (DAGs), implementing circular data buffers in hardware. The DAGs contain sufficient registers to allow the creation of up to 32 circular buffers. The 48 -bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-21060 can conditionally execute a multiply, an add, a subtract, and a branch, all in a single instruction.
The SHARCs contain 4 Mbits of on-chip SRAM each, organized as two blocks of 2 Mbits, which can be configured for different combinations of code and data storage. The memory can be configured as a maximum of 128 K words of 32 -bit data, 256 K words of 16 -bit data, 80 K words of 48 -bit instructions (or 40-bit data), or combinations of different word sizes up to 4 megabits. A 16-bit floating-point storage format is supported which effectively doubles the amount of data that may be stored on chip. Conversion between the 32-bit floating point and 16bit floating point formats is done in a single instruction. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allpw tro data transfers from the core and one from I/O, all in a
sin cle cycle.


Figure 1. ADSP-21060 Processor Block Diagram (Core of the AD14160/AD14160L)


Figure 3. Complete Shared Memory Multiprocessing System

## AD14160/AD14160L

## Shared Memory Multiprocessing

The AD14160/AD14160L takes advantage of the powerful multiprocessing features built into the SHARC. The SHARCs are connected to maximize the performance of this cluster-of-four architecture, and still allow for off-module expansion. The AD14160/AD14160L in itself is a complete shared memory multiprocessing system, as shown in Figure 3. The unified address space of the SHARCs allows direct interprocessor accesses of each SHARCs' internal memory. In other words, each SHARC can directly access the internal memory and IOP registers of each of the other SHARCs by simply reading or writing to the appropriate address in multi-processor memory space (see Figure 2)-this is called a direct read or direct write.

Bus arbitration is accomplished with the on-SHARC arbitration logig. Each SHARC has a unique ID, and drives the Bus-Request (DR) line corresponding to its ID, while monitoring all others. $\overline{\mathrm{BR}} 1-\overline{\mathrm{BR}} 4$ are used within the AD14160/AD14160L, while $\overline{\mathrm{BR}} 5$ and $\overline{\mathrm{BR}} 6$ can be used for expansion. All bys requests ( $\overline{\mathrm{BR}} 1-\overline{\mathrm{BR}} 6$ ) are ncluded jh the mpodute $L$
 to resolvecompeting bus requests. The RKBA pinselect/ which scheme is used: whenPBA is high, otaqing priqrity bus arlitration is selected, and when RPBA is low, fined priority is selected.

Table I. Rotating Priority Arbitration-Example

| Hardware Processor IDs |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Cycle | ID1 | ID2 | ID3 | ID4 | ID5 | ID6 |  |
| 1 | M | 1 | 2 BR | 3 | 4 | 5 | Initial Priority Assignments |
| 2 | 4 | 5 BR | $\mathrm{M}-\mathrm{BR}$ | 1 | 2 | 3 |  |
| 3 | 4 | 5 BR | M | 1 | 2 | 3 |  |
| 4 | 5 BR | M | 1 | 2 | 3 | 4 BR |  |
| 5 | 1 BR | 2 | 3 | 4 | 5 | M | Final Priority Assignments |

NOTES
$1-5=$ Assigned Priority.
$\mathrm{M}=$ Bus Mastership (in that cycle).
$\mathrm{BR}=$ Requesting Bus Mastership with BRx.
Bus mastership is passed from one SHARC to another during a bus transition cycle. A bus transition cycle only occurs when the current bus master deasserts its BR line and one of the slave SHARCs asserts its BR line. The bus master can therefore retain bus mastership by keeping its BR line asserted. When the bus master deasserts its BR line, and no other BR line is asserted, then the master will not lose any bus cycles. When more than one SHARC asserts its BR line, the SHARC with the highest priority request becomes bus master on the following cycle. Each SHARC observes all of the BR lines, and therefore tracks when a bus transition cycle has occurred, and which processor has become the new bus master. Master processor changeover incurs only one cycle of overhead. An example bus transition sequence is shown in Table I.
Bus locking is possible, allowing indivisible read-modify-write sequences for semaphores. In either the fixed or rotating priority scheme, it is also possible to limit the number of cycles the master can control the bus. The AD14160/AD14160L also provides the option of using the Core Priority Access (CPA) mode of the SHARC. Using the CPA signal allows external bus accesses by the core processor of a slave SHARC to take priority over ongoing DMA transfers. Also, each SHARC can broadcast write to all other SHARCs simultaneously, allowing the implementation of reflective semaphores.

The bus master can communicate with slave SHARCs by writing messages to their internal IOP registers. The MSRG0-
MSRG7 registers are general-purpose registers that can be used for convenient message passing, semaphores and resource sharing between the SHARCs. For message passing, the master communicates with a slave by writing and/or reading any of the eight message registers on the slave. For vector interrupts, the master can issue a vector interrupt to a slave by writing the address of an interrupt service routine to the slave's VIRPT register. This causes an immediate high priority interrupt on the slave which, when serviced, will cause it to branch to the specified service routine.

## Off-Module Memory and Peripherals Interface

The AD14160/AD14160L's external port provides the interface to off-module memory and peripherals (see Figure 5). This port consists of the complete external port bus of the SHARC, bused together in common among the four SHARCs.

The 4-gigaword off-module address space is included in the AD14160/AD14160L's unified address space. Addressing of external memory devices is facilitated by each SHARC intern $1 l \mathrm{l}$ d ecoding the high order address lines to generate memory bank seleqt signals. Separate control lines are also generated for sirhpufied addressing of page-mody DRAM. The AD14160/ AD14160L also supports programeneble memory wait states and external memory ackhoutedge controls to allow inteffacing to DRAM and periph rall wwith vartable accfss, fold and disable Link Port I/O
tinterequirements Each individual SHARC features six 4 bit/ink porss that facilitate SHARC-to-SHARC communicatond extornalI/O interfacing. Each link port can be configured for eithe $1 \times$ or $2 \times$ operation, allowing each to transfer either 4 or 8 bits per cyeted The link ports can operate independently and simultaneously, with a maximum bandwidth of $40 \mathrm{MBytes} / \mathrm{s}$ each, or a total of 240 MBytes/s per SHARC.
The AD14160/AD14160L provides additional link port I/O beyond that of the AD14060. Internally, two links from each SHARC form a ring connection among the four. The remaining four link ports from each SHARC are brought out independently from each SHARC. A maximum of 640 MBytes/s link port bandwidth is then available off of the AD14160/AD14160L. The link port connections are detailed in Figure 4.


Figure 4. Link Port Connections


Figure 5. Optional System Interconnections

## AD14160/AD14160L

Link port 4, the boot link port, is brought off independently from each SHARC. Individual booting is then allowed, or chained link port booting is possible as described under "Link Port Booting."

Link port data is packed into 32 -bit or 48 -bit words, and can be directly read by the SHARC core processor or DMA-transferred to on-SHARC memory.

Each link port has its own double-buffered input and output registers. Clock/acknowledge handshaking controls link port transfers. Transfers are programmable as either transmit or receive.

## Serial Ports

The SHARC serial ports provide an inexpensive interface to a wide yariet digital and mixed-signal peripheral devices. Each SyARC has twoserial ports. All eight of the AD14160/AD14160L serial ports ary brgugh off-modzle.
The serial por s con operfte at que fall clgek rate of the module, protiding each with maximun da a rate of $40 \mathrm{Mbjt/s}$. Independent transmje and receive fusctions provide nore flexibte communications. seria port data can blautonatically rans ferred to and from on-SHARE mempy via DMA, and each of the serial ports offers time division multiklexed. TDM () multichannel mode.

The serial ports can operate with little-endian or big-endian transmission formats, with word lengths selectable from 3 bits to 32 bits. They offer selectable synchronization and transmit modes as well as optional $\mu$-law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated.

## Program Booting

The AD14160/AD14160L supports automatic downloading of programs following power-up or a software reset. The SHARC offers four options for program booting: 1) from an 8 -bit EPROM; 2) from a host processor; 3) through the link ports; and 4) no-boot. In no-boot mode, the SHARC starts executing instructions from address 0x0040 0004 in external memory. The boot mode is selected by the state of the following signals: BMS, EBOOT, and LBOOT.
On the AD14160/AD14160L, SHARC_A's boot mode is separately controlled, while SHARCs B, C, and D are controlled as a group. With this flexibility, the AD14160/AD14160L can be configured to boot in any of the following methods.

## Multiprocessor Host Booting

To boot multiple ADSP-21060 processors from a host, each ADSP-21060 must have its EBOOT, LBOOT and BMS pins configured for host booting: $\mathrm{EBOOT}=0, \mathrm{LBOOT}=0$, and BMS $=1$. After system power-up, each ADSP- 21060 will be in the idle state and the $\overline{\mathrm{BR}} \mathrm{x}$ bus request lines will be deasserted. The host must assert the $\overline{\mathrm{HBR}}$ input and boot each ADSP-21060 by asserting its CS pin and downloading instructions.

## Multiprocessor EPROM Booting

There are two methods of booting the multiprocessor system from an EPROM.
SHARC_A Is Booted, Which Then Boots the Others. The EBOOT pin on the SHARC_A must be set high for EPROM booting. All other ADSP-21060s should be configured for host booting (EBOOT $=0$, LBOOT $=0$, and $\mathrm{BMS}=1$ ), which leaves them in the idle state at start-up and allows SHARC_A
to become bus master and boot itself. Only the BMS pin of SHARC_A is connected to the chip select of the EPROM. When SHARC_A has finished booting, it can boot the remaining ADSP-21060s by writing to their external port DMA buffer 0 (EPB0) via multiprocessor memory space.

## All ADSP-21060s Boot in Turn From a Single EPROM.

 The BMS signals from each ADSP-21060 may be wire-ORed together to drive the chip select pin of the EPROM. Each ADSP-21060 can boot in turn, according to its priority. When the last one has finished booting, it must inform the others (which may be in the idle state) that program execution can begin.
## Multiprocessor Link Port Booting

Booting can also be accomplished from a single source through the link ports. Link Buffer 4 must always be used for booting. To simultaneously boot all of the ADSP-21060s, a parallel common connection is available through Link Port 4 on each of the processors. Or, using the daisy chain connection that exists between the processors' link ports, each ADSP-21060 can boot the next one in turn. In this case, the Link Assignment Register (LAR) must be programmed to configure the internal link ports with Lifikpuffer 4.
Multiprocessor Bootifg Fram External Memory
If external memory contains a pyosram after reset, then SHARC/A should be set up for no bdet mode, will begin executing from addres $0 \times 00400004$ in externalmemort when bodting thas completed, the the ADSP- $210 \$ 0 \mathrm{~s}$ may be pooted by SHARC, Aif they are set up for host boofing, or hey can begin executing olst of externat memory if they are set up forme boot mode. Multiprocessortbus arbitration will allow the sboating to occur in an orderly manner.

## Host Processor Interface

The AD14160/AD14160L's host interface allows for easy connection to standard microprocessor buses, both 16 -bit and 32bit, with little additional hardware required. Asynchronous transfers at speeds up to the full clock rate of the module are supported. The host interface is accessed through the AD14160/ AD14160L external port and is memory-mapped into the unified address space. Four channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.
The host processor requests the AD14160/AD14160L's external bus with the host bus request ( $\overline{\mathrm{HBR}})$, host bus grant $(\overline{\mathrm{HBG}})$, and ready (REDY) signals. The host can directly read and write the internal memory of the SHARCs, and can access the DMA channel setup and mailbox registers. Vector interrupt support is provided for efficient execution of host commands.

## Direct Memory Access (DMA) Controller

The SHARCs on-chip DMA control logic allows zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to each SHARCs processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.
DMA transfers can occur between SHARC internal memory and either external memory, external peripherals, or a host processor. DMA transfers can also occur between the SHARC's internal memory and its serial ports or link ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16 -, 32 - or 48 -bit words is performed during DMA transfers.

Ten channels of DMA are available on the SHARCs-two via the link ports, four via the serial ports, and four via the processor's external port (for either host processor, other SHARCs, memory, or I/O transfers). Four additional link port DMA channels are shared with serial port 1 and the external port. Programs can be downloaded to the SHARCs using DMA transfers. Asynchronous off-module peripherals can control two DMA channels using DMA Request/Grant lines ( $\overline{\text { DMAR1-2 }}, \overline{\text { DMAG1-2 }}$ ). Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

## Development Tools

The AD14160/AD14160L is supported with a complete set of software and hardware development tools, including an KZ-LAB ${ }^{1}$ n-Circuit Emulator, and development software.
Analog Reviqes' ADSP-21000 Family Development Software includes an easy to ugeAssempler based on an algebraic syntax, an Assemply Library Librarian, a L Mker, an Lnstruction-Level Simulator, an ANSI C optimizng/Conpilex th CBugTM C Source-Lelel Debugger, anda C Runtine Libarary ipcluding DSP and mathematical fulctions. The Optivizing Conpiler includes Numtrical C extensions based on we worl of the ANSI Numerical C Extensions Group. Nunerical Cproviqes extensions to the C language for array selection. wector path operations, complex data types, circular pointers and varioly dimensioned arrays. The ADSP-21000 Family Development Software is available for both the PC and Sun platforms.
The SHARC EZ-KIT combines the ADSP-21000 Family Development Software for the PC and the EZ-LAB Development Board in one package.
The ADSP-2106x EZ-ICE ${ }^{\circledR}$ Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x processor to monitor and control the target board processor during emulation. The

EZ-ICE provides full-speed emulation, allowing inspection and modification of memory, registers and processor stacks.
Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface-the emulator does not affect target system loading or timing.
Further details and ordering information are available in the ADSP-21000 Family Hardware E Software Development Tools data sheet (ADDS-2100xx-TOOLS). This data sheet can be requested from any Analog Devices sales office or distributor, or from the Literature Center.
In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Hardware tools include SHARC PC plug-in cards, multiprocessor SHARC VME boards, and daughter card modules with multiple SHARCs and additional memory. These modules are based on the SHARCPAC ${ }^{\text {TM }}$ module specification. Third party software tools include an Ada compiler, DSP libraries, operating systems and block diagram design tools.
Other Package Details
The AD14160/AD14160L contains 14 on-module 0.1 microfarad bypass capacitors. It is recommended that in the target ystem at least fuur dational kapacitors, of 0.018 microfarad value, be placed aroznd the module
corners.
The top suffa\&e, lidd, of the AD141
connected to GND.
Additional Information
This data sheet provides a generatoverview/of the AD14160/ AD14160L architecture and functionality. Fordetailedinformation on the ADSP-2106x SHARC and the ADSP-21000 Family core architecture and instruction set, refer to the ADSP-2106x SHARC User's Manual.

## AD14160/AD14160L

## PIN FUNCTION DESCRIPTIONS

AD14160/AD14160L pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST).
Unused inputs should be tied or pulled to $\mathrm{V}_{\mathrm{DD}}$ or GND, except for $\mathrm{ADDR}_{31-0}, \mathrm{DATA}_{47-0}, \mathrm{FLAG}_{2-0}, \overline{\mathrm{SW}}$, and inputs that have internal pull-up or pull-down resistors (CPA, ACK, DTx, DRx,

TCLKx, RCLKx, LxDAT ${ }_{3-0}$, LxCLK, LxACK, TMS and TDI)-these pins can be left floating. These pins have a logiclevel hold circuit that prevents the input from floating internally.
A = Asynchronous
$\mathrm{O}=$ Output
(A/D) $=$ Active Drive
$\mathrm{G}=$ Ground $\quad \mathrm{P}=$ Power Supply
$(\mathrm{O} / \mathrm{D})=$ Open Drain
$\mathrm{I}=$ Input $\quad \mathrm{S}=$ Synchronous
$\mathrm{T}=$ Three-State (when SBTS is asserted, or when the AD14160/
AD14160L is a bus slave)





[^1]
## AD14160/AD14160L

TARGET BOARD CONNECTOR FOR EZ-ICE PROBE
The ADSP-2106x EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires that the AD14160/AD14160L's CLKIN (optional), TMS, TCK, $\overline{\text { TRST, TDI, TDO, } \overline{E M U} \text { and GND signals }}$ be made accessible on the target system via a 14-pin connector (a pin strip header) such as that shown in Figure 6. The EZICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The length of the traces between the connector and the AD14160/ AD14160L's JTAG pins should be as short as possible.

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location; Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be $0.1 \times 0.1$ inches. Pin strip headers are available from vendors such as 3 M , McKenzie and Samtec.
The BTMS, BTCK, $\overline{\text { BTRST }}$ and BTDI signals are provided so that the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the Bxxx pins and the xxx pins as shown in Figure 6. If you are not going to use the test access port for board testing, tie BTRST to GND and tie or pull up BTCK to $\mathrm{V}_{\mathrm{DD}}$. The TRST pin must be asserted after power-up (through BTRST on the connector) or held low for proper operation of the AD14160/AD14160L. None of the Bxxx pins (Pins 5, 7, 9, 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as follows:
 processor system.


Figure 7. JTAG Scan Path Connections for the AD14160/AD14160L

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping and single-stepping multiple ADSP-2106xs in a synchronous manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the AD14160/ AD14160L and the CLKIN pin on the EZ-ICE header must be minimal. If the skew is too large, synchronous operations may be off by one cycle between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN and EMU should be
treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS and CLKIN are driving a large number of ADSP-2106xs (more than eight) in your system, then treat them as a "clock tree" using multiple drivers to minimize skew. (See Figure 8 JTAG Clock Tree and Clock Distribution in the "High Frequency Design Considerations" section of the ADSP-2106x User's Manual).
If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU and TRST are not critical signals in terms of skew.


## AD14160/AD14160L-SPECIFICATIONS recommended operating conditions

|  |  | B Grade |  | K Grade |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| Parameter | Min | Max | Min | Max | Units |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage (5 V) | 4.75 | 5.25 | 4.75 | 5.25 | V |
|  | Supply Voltage (3.3 V) | 3.15 | 3.6 | 3.15 | 3.6 | V |
| $\mathrm{~T}_{\text {CASE }}$ | Case Operating Temperature | -40 | +100 | 0 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS (5 V, 3.3 V SUPPLY)



## EXPLANATION OF TEST LEVELS

Test Level
I $\quad 100 \%$ Production Tested ${ }^{20}$.
II $\quad 100 \%$ Production Tested at $+25^{\circ} \mathrm{C}$, and Sample Tested at Specified Temperatures.
III Sample Tested Only.
IV Parameter is guaranteed by design and analysis, and characterization testing on discrete SHARCs.
V Parameter is typical value only.
VI All devices are $100 \%$ production tested at $+25^{\circ} \mathrm{C}$; sample tested at temperature extremes.

## NOTES

 RPBA, $\overline{\text { CPAy }}$, TFSy0, TFSy1, RFSy0, RFSy1, LyxDAT $3-0$, LyxCLK, LyxACK, EBOOTA, LBOOTA, EBOOTBCD, LBOOTBCD, $\overline{\mathrm{BMSA}}, \overline{\mathrm{BMSBCD}}, \mathrm{TMS}$, TDI, TCK, HBR, DRy0, DRy1, TCLKy0, TCLKy1, RCLKy0, RCLKy1.
${ }^{2}$ Applies to input pins: CLKIN, $\overline{\text { RESET, }}$ TRST.
${ }^{3}$ Applies to output and bidirectional pins: $\mathrm{DATA}_{47-0}, \mathrm{ADDR}_{31-0}, \overline{\mathrm{MS}}_{3-0} \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \mathrm{PAGE}, \mathrm{ADRCLK}, \overline{\mathrm{SW}}$, ACK, FLAGy0-3, TIMEXPy, $\overline{\mathrm{HBG}}, \mathrm{REDY}, \overline{\mathrm{DMAG1}}$, $\overline{\mathrm{DMAG} 2}, \overline{\mathrm{BR}}_{6-1}, \overline{\mathrm{CPA}} \mathrm{y}^{\mathrm{B}}, \mathrm{DTy} 0$, DTy1, TCLKy0, TCLKy1, RCLKy0, RCLKy1, TFSy0, TFSy1, RFSy0, RFSy1 LyxDAT $3-0$, LyxCLK, LyxACK, $\overline{\mathrm{BMSA}}$, BMSBCD, TDO, EMU.
${ }^{4}$ See Output Drive Currents for typical drive current capabilities.
${ }^{5}$ Applies to input pins: $\overline{\text { IRQ }}_{2}{ }_{2-0}, \overline{\mathrm{CS}} \mathrm{y}$, IDy0-2, EBOOTA, LBOOTA.
${ }^{6}$ Applies to input pins with internal pull-ups: DRy0, DRy1, TDI.
${ }^{7}$ Applies to bussed input pins: $\overline{\text { SBTS }}, \overline{\mathrm{HBR}}, \overline{\mathrm{DMAR1}}, \overline{\mathrm{DMAR} 2}, ~ R P B A, ~ E B O O T B C D, ~ L B O O T B C D, ~ C L K I N, ~ \overline{R E S E T}, ~ T C K . ~$
${ }^{8}$ Applies to bussed input pins with internal pull-ups: TRST, TMS.
${ }^{9}$ Applies to three-statable pins: FLAGy0-3, $\overline{\text { BMSA }}$, TDO.
${ }^{10}$ Applies to three-statable pins with internal pull-ups: DTy0, TCLKy0, RCLKy0, DTy1, TCLKy1, RCLKy1.
${ }^{11}$ Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with $2 \mathrm{k} \Omega$ during reset in a multiprocessor system, when $\mathrm{ID}_{2-0}=001$ and another ADSP-2106x is not requesting bus mastership.)
${ }^{12}$ Applies to bussed three-statable pins: DATA $47-0$, ADDR $_{31-0}, \overline{M S}_{3-0}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, PAGE, ADRCLK, $\overline{\mathrm{SW}}, \mathrm{ACK}, \mathrm{REDY}, \overline{\mathrm{HBG}}, \overline{\mathrm{DMAG1}}, \overline{\mathrm{DMAG} 2}, \overline{\mathrm{BMSBCD}}, \overline{\mathrm{EMU}}$. (Note that ACK is pulled up internally with $2 \mathrm{k} \Omega$ during reset in a multiprocessor system, when $\mathrm{ID}_{2-0}=001$ and another ADSP-2106x is not requesting bus mastership. $\overline{\mathrm{HBG}}$ and $\overline{\mathrm{EMU}}$ are not tested for leakage current.)
${ }^{13}$ Applies to three-statable pins with internal pull-downs: LyxDAT ${ }_{3-0}$, LyxCLK, LyxACK
${ }^{14}$ Applies to CPAy pin
${ }^{15}$ Applies to ACK pin when keeper latch enabled.
${ }^{16}$ Applies to $\mathrm{V}_{\mathrm{DD}}$ pins. Conditions of operation: each processor executing radix-2 FFT butterfly with instruction in cache, one data operand fetched from each internal memory block, and one DMA transfer occurring from/to internal memory at $\mathrm{t}_{\mathrm{CK}}=25 \mathrm{~ns}$.
${ }^{17}$ Applies to $\mathrm{V}_{\mathrm{DD}}$ pins. Idle denotes AD14160/AD14160L state during execution of IDLE instruction.
${ }^{18}$ Applies to all signal pins.
${ }^{19}$ Guaranteed but not tested.
${ }^{20}$ Link and Serial Ports: All are $100 \%$ tested at die level prior to assembly. All are $100 \%$ ac tested at module level; Link-4 and Serial- 0 are also dc tested at the module level. See Timing Specifications.
Specifications subject to change without notice.


## TIMING SPECIFICATIONS

## GENERAL NOTES

This data sheet represents production released specifications for the AD14160L (3.3 V), and the AD14160 (5 V). The ADSP21060 die components are $100 \%$ tested, and the assembled AD14160/AD14160L units are again extensively tested atspeed, and across-temperature. Parametric limits were established from the ADSP-21060 characterization followed by further design/analysis of the AD14160/AD14160L package characteristics. The specifications shown are based on a CLKIN frequency of $40 \mathrm{MHz}\left(\mathrm{t}_{\mathrm{CK}}=25 \mathrm{~ns}\right)$. The DT derating allows specifications at other CLKIN frequencies (within the min-max range of the $\mathrm{t}_{\mathrm{CK}}$ specification; see "Clock Input" below). DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns :

$$
D T=t_{C K}-25 n s
$$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others.

While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.
Switching Characteristics specify how the processor changes its signals. You have no control over this timing-circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.
(O/D) = Open Drain
$(\mathrm{A} / \mathrm{D})=$ Active Drain

AD14160/AD14160L

| Parameter | $40 \mathrm{MHz}-5 \mathrm{~V}$ |  | $40 \mathrm{MHz-3.3} \mathrm{~V}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| Clock Input |  |  |  |  |  |
| Timing Requirements: |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CK}} \quad$ CLKIN Period | 25 | 100 | 25 | 100 | ns |
| $\mathrm{t}_{\text {CKL }} \quad$ CLKIN Width Low | 7 |  | 8.75 |  | ns |
| $\mathrm{t}_{\text {CKH }} \quad$ CLKIN Width High | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {CKRF }} \quad$ CLKIN Rise/Fall (0.4 V-2.0 V) |  | 3 |  | 3 | ns |



Figure 10. Reset

| Parameter | $40 \mathrm{MHz}-5 \mathrm{~V}$ |  | $40 \mathrm{MHz-3.3} \mathrm{~V}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| Interrupts |  |  |  |  |  |
| Timing Requirements: |  |  |  |  |  |
| $\mathrm{t}_{\text {SIR }} \quad \overline{\mathrm{IRQ}}_{2-0}$ Setup Before CLKIN High ${ }^{1}$ | $18+3 \mathrm{DT} / 4$ |  | $18+$ |  | ns |
| $\mathrm{t}_{\text {HIR }} \quad \overline{\mathrm{IRQ}}_{2-0}$ Hold Before CLKIN High ${ }^{1}$ |  | $12+3 \mathrm{DT} / 4$ |  | $12+3 \mathrm{DT} / 4$ | ns |
| $\mathrm{t}_{\mathrm{IPW}} \quad \overline{\mathrm{IRQ}}_{2-0}$ Pulsewidth ${ }^{2}$ | $2+\mathrm{t}_{\mathrm{CK}}$ |  | $2+$ |  | ns |

## NOTES

${ }^{1}$ Only required for $\overline{\text { IRQx }}$ recognition in the following cycle.
${ }^{2}$ Applies only if $t_{\text {SIR }}$ and $t_{\text {HIR }}$ requirements are not met.


Figure 11. Interrupts

| Parameter | $40 \mathrm{MHz}-5 \mathrm{~V}$ |  | $40 \mathrm{MHz-3.3} \mathrm{~V}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| Timer |  |  |  |  |  |
| Switching Characteristic: |  |  |  |  |  |
| $\mathrm{t}_{\text {DTEX }} \quad$ CLKIN High to TIMEXP |  | 15.5 |  | 15.5 | ns |



Figure 12. Timer


Figure 13. Flags

## AD14160/AD14160L

## Memory Read-Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the AD14160/
AD14160L is the bus master accessing external memory space.

These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write-Bus Master below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).


Figure 14. Memory Read—Bus Master

## Memory Write—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the AD14160/
AD14160L is the bus master accessing external memory space.

These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write-Bus Master). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).


Figure 15. Memory Write—Bus Master

## AD14160/AD14160L

## Synchronous Read/Write-Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN-relative timing or for accessing a slave ADSP-2106x (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes (see Memory Read-Bus Master and Memory Write-Bus Master).

When accessing a slave ADSP-2106x, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write-Bus Slave). The slave ADSP-2106x must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

$\mathrm{W}=$ (number of Wait states specified in WAIT register) $\times \mathrm{t}_{\mathrm{CK}}$.

## NOTES

${ }^{1}$ For $\overline{\mathrm{MS}} \mathrm{x}, \overline{\mathrm{SW}}, \overline{\mathrm{BMS}}$, the falling edge is referenced.
${ }^{2}$ ACK Delay/Setup: User must meet $t_{\text {DAAK }}$ or $t_{\text {DSAK }}$ or synchronous specification $t_{\text {SACKC }}$.
${ }^{3}$ See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.


Figure 16. Synchronous Read/Write—Bus Master

## AD14160/AD14160L

Synchronous Read/Write-Bus Slave
Use these specifications for bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space).

The bus master must meet these (bus slave) timing requirements.


Figure 17. Synchronous Read/Write—Bus Slave

## Multiprocessor Bus Request and Host Bus Request

Use these specifications for passing of bus mastership between multiprocessing ADSP-2106x's ( $\overline{\mathrm{BR}} \mathrm{x}$ ) or a host processor
( $\overline{\mathrm{HBR}}, \overline{\mathrm{HBG}}$ ).


## NOTES

${ }^{1}$ For first asynchronous access after $\overline{\mathrm{HBR}}$ and $\overline{\mathrm{CS}}$ asserted, $\mathrm{ADDR}_{31-0}$ must be a non-MMS value $1 / 2 \mathrm{t}_{\mathrm{CK}}$ before $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ goes low or by $\mathrm{t}_{\mathrm{HBGRCsv}}$ after HBG goes low. This is easily accomplished by driving an upper address signal high when $\overline{\mathrm{HBG}}$ is asserted.
${ }^{2}$ Only required for recognition in the current cycle.
${ }^{3} \overline{\mathrm{CPA}}$ assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.
${ }^{4}(\mathrm{O} / \mathrm{D})=$ open drain, $(\mathrm{A} / \mathrm{D})=$ active drive.


Figure 18. Multiprocessor Bus Request and Host Bus Request

Asynchronous Read/Write-Host to AD14160/AD14160L
Use these specifications for asynchronous host processor accesses of an AD14160/AD14160L, after the host has asserted $\overline{\mathrm{CS}}$ and $\overline{\mathrm{HBR}}$ (low). After $\overline{\mathrm{HBG}}$ is returned by the AD14160/AD14160L,
the host can drive the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ pins to access the AD14160/ AD14160L's internal memory or IOP registers. $\overline{\mathrm{HBR}}$ and $\overline{\mathrm{HBG}}$ are assumed low for this timing.


## NOTE

${ }^{1}$ Not required if $\overline{\mathrm{RD}}$ and address are valid $\mathrm{t}_{\text {HBGRCSV }}$ after $\overline{\mathrm{HBG}}$ goes low. For first access after $\overline{\mathrm{HBR}}$ asserted, $\mathrm{ADDR}_{31-0}$ must be a non-MMS value $1 / 2 \mathrm{t}_{\mathrm{CLK}}$ before $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ goes low or by $\mathrm{t}_{\mathrm{HBGRCsv}}$ after $\overline{\mathrm{HBG}}$ goes low. This is easily accomplished by driving an upper address signal high when $\overline{\mathrm{HBG}}$ is asserted. For address bits to be driven during asynchronous host accesses, see Table 8.2 of the ADSP-2106x SHARC User's Manual.


Figure 19a. Synchronous REDY Timing

READ CYCLE


Figure 19b. Asynchronous Read/Write—Host to ADSP-2106x

## Three-State Timing-Bus Master, Bus Slave, $\overline{\mathbf{H B R}}, \overline{\text { SBTS }}$

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the SBTS pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the $\overline{\text { SBTS }}$ pin.

| Parameter |  | $40 \mathrm{MHz}-5 \mathrm{~V}$ |  | $40 \mathrm{MHz-3.3} \mathrm{~V}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Timing Requirements: |  |  |  |  |  |  |
| $\mathrm{t}_{\text {STSCK }}$ | SBTS Setup Before CLKIN | $12+$ |  | $12+$ |  | ns |
| $\mathrm{t}_{\text {HTSCK }}$ | SBTS Hold Before CLKIN |  | $6+\mathrm{DT} / 2$ |  | $6+\mathrm{DT} / 2$ | ns |
| Switchins Characteristics: |  |  |  |  |  |  |
| $\mathrm{t}^{\text {y }}$ IENA | Addyess/Select Enable After CLKIN | -1.5 |  | -1.25 |  | ns |
| MIENS | Stropes Enable After CLKIN ${ }^{1}$ | -1.5 |  | -1.5 |  | ns |
| $\mathrm{t}_{\text {MIENHG }}$ | HBG Erable After CL/KIN | -1.5 |  | -1.5 |  | ns |
| $t_{\text {mitra }}$ | Addresstseleet Disable After CLKIN |  | 1 - DT/4 |  | 1 - DT/4 | ns |
| thitrs | Strobes Disablafter C(KIN' |  | $2.5-\mathrm{DT} / 4$ |  | 2.5 - DT/4 | ns |
| tuitrhe | HBCL Disable After CLKIN |  | $2.5-\mathrm{DT} / 4$ |  | 2.5 - DT/4 | ns |
| $\mathrm{t}_{\text {DATEN }}$ | Data Errabl AferrCLKIn ${ }^{2}$ | $9+5$ |  | $9+5$ |  | ns |
| $\mathrm{t}_{\text {DATTR }}$ | Data Bisable Afte ( $\mathrm{CLKIN}^{2}$ ) |  | $8-\mathrm{DT} / \$$ | O-D | 8 - DT/8 | ns |
| $\mathrm{t}_{\text {ACKEN }}$ | ACK Enable After CLKIN |  |  | 7.5 |  | ns |
|  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ADCEN }}$ ADRCLK Enable After CLKIN |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ADCTR }} \quad$ ADRCLK Disable After CLKIN |  |  |  |  |  |  |
| $\mathrm{t}_{\text {MTRHBG }} \quad$ Memory Interface Disable Before $\overline{\text { HBG }}$ Low $^{3}$-0. |  |  |  |  |  |  |
| $\mathrm{t}_{\text {MENHBG }} \quad$ Memory Interface Enable After $\overline{\mathrm{HBG}} \mathrm{High}^{3}$ |  |  |  |  |  |  |

${ }^{3}$ Memory Interface $=$ Address, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{MS}} \mathrm{x}, \overline{\mathrm{SW}}, \overline{\mathrm{HBG}}$, PAGE, $\overline{\mathrm{DMAGx}}, \overline{\mathrm{BMS}}$ (in EPROM boot mode).


Figure 20. Three-State Timing

## AD14160/AD14160L

## DMA Handshake

These specifications describe the three DMA handshake modes. In all three modes DMAR is used to initiate transfers. For handshake mode, $\overline{\text { DMAG }}$ controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the $\mathrm{ADDR}_{31-0}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{SW}}$, PAGE, $\overline{\mathrm{MS}}_{3-0}$, ACK, and $\overline{\text { DMAG }}$ signals. For Paced Master mode, the data
transfer is controlled by $\mathrm{ADDR}_{31-0}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{MS}}_{3-0}$, and ACK (not $\overline{\mathrm{DMAG}}$ ). For Paced Master mode, the "Memory Read-Bus Master", "Memory Write-Bus Master", and "Synchronous Read/Write-Bus Master" timing specifications for $\mathrm{ADDR}_{31-0}$, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{MS}}_{3-0}, \overline{\mathrm{SW}}$, PAGE, $\mathrm{DATA}_{47-0}$, and ACK also apply.

$\mathrm{W}=$ (number of wait states specified in WAIT register) $\times \mathrm{t}_{\mathrm{CK}}$.
$\mathrm{HI}=\mathrm{t}_{\mathrm{CK}}$ (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise $\mathrm{HI}=0$ ).
NOTES
${ }^{1}$ Only required for recognition in the current cycle.
${ }^{2}$ t $_{\text {SDATDGL }}$ is the data setup requirement if $\overline{\text { DMAR }} \mathrm{x}$ is not being used to hold off completion of a write. Otherwise, if $\overline{\text { DMAR }} \mathrm{x}$ low holds off completion of the write, the data can be driven $t_{\text {DATDRH }}$ after $\overline{\text { DMAR }} x$ is brought high.
${ }^{3}$ trDatdgh is valid if $\overline{\text { DMAR }} x$ is not being used to hold off completion of a read. If $\overline{\text { DMAR }} x$ is used to prolong the read, then $t_{\text {VDATDGH }}=7+9 D T / 16+\left(n \times t_{\text {CK }}\right)$ where $n$ equals the number of extra cycles that the access is prolonged.
${ }^{4}$ See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.


Figure 21. DMA Handshake Timing

## AD14160/AD14160L

Link Ports: $1 \times$ CLK Speed Operation


[^2]Link Ports: $2 \times$ CLK Speed Operation



## LINK PORT INTERRUPT SETUP TIME



Figure 22. Link Ports


To determine whether communication is possible between two devices at clock speed $n$, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

## NOTES

${ }^{1}$ Referenced to sample edge.
${ }^{2}$ RFS hold after RCK when MCE $=1$, MFD $=0$ is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.
${ }^{3}$ Referenced to drive edge.
${ }^{4} \mathrm{MCE}=1, \mathrm{TFS}$ enable and TFS valid follow $\mathrm{t}_{\text {DDTLFSE }}$ and $\mathrm{t}_{\text {DDTENFs }}$.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.


DATA TRANSMIT- EXTERNAL CLOCK


Figure 24. Serial Ports

## AD14160/AD14160L

JTAG Test Access Port and Emulation


Figure 25. IEEE 11499.1 JTAG Test Access Port

## OUTPUT DRIVE CURRENTS

Figure 26 shows typical I-V characteristics for the output drivers of the ADSP-2106x. The curves represent the current drive capability of the output drivers as a function of output voltage.


Figure 27. ADSP-2106x Typical Drive Currents ( $V_{D D}=3.3 \mathrm{~V}$ )

## POWER DISSIPATION

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

$$
P_{I N T}=I_{D D I N} \times V_{D D}
$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle ( O )
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing ( $\mathrm{V}_{\mathrm{DD}}$ )
and is calculated by:

$$
P_{E X T}=O \times C \times V_{D D}^{2} \times f
$$

The load capacitance should include the processor's package capacitance $\left(\mathrm{C}_{\mathrm{IN}}\right)$. The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of $1 /\left(2 \mathrm{t}_{\mathrm{CK}}\right)$. The write strobe cap switch every cycle at a frequency of $1 / \mathrm{t}_{\mathrm{CK}}$. Select pins switch at $1 /\left(2 \mathrm{t}_{\mathrm{CK}}\right)$, but selects switch on each cycle.

-Four $128 \mathrm{~K} \times \&$ RAM chips are used, each with a load of 18 pF . of $1 /\left(4 \mathrm{t}_{\mathrm{CK}}\right)$, with $50 \%$ of the pins witchink.

- The instruction cycle rate is $40 \mathrm{MHz}\left(\mathrm{t}_{\mathrm{CK}}-25 \mathrm{~ns}\right)$ atyd
$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$.

The $P_{\text {EXT }}$ equation is calculated for each class of pins that can drive:

| Pin <br> Type | \# of <br> Pins | \% <br> Switching | $\times \mathbf{C}$ | $\times$ | $\times \mathbf{V}_{\text {DD }}{ }^{2}$ | $=\mathbf{P}_{\text {EXT }}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Address | 15 | 50 | $\times 55 \mathrm{pF}$ | $\times 20 \mathrm{MHz}$ | $\times 10.9 \mathrm{~V}$ | $=0.089 \mathrm{~W}$ |
| $\overline{\mathrm{MS} 0}$ | 1 | 0 | $\times 55 \mathrm{pF}$ | $\times 20 \mathrm{MHz}$ | $\times 10.9 \mathrm{~V}$ | $=0.00 \mathrm{~W}$ |
| $\overline{\mathrm{WR}}$ | 1 | - | $\times 55 \mathrm{pF}$ | $\times 40 \mathrm{MHz}$ | $\times 10.9 \mathrm{~V}$ | $=0.024 \mathrm{~W}$ |
| Data | 32 | 50 | $\times 25 \mathrm{pF}$ | $\times 20 \mathrm{MHz}$ | $\times 10.9 \mathrm{~V}$ | $=0.087 \mathrm{~W}$ |
| ADRCLK | 1 | - | $\times 15 \mathrm{pF}$ | $\times 40 \mathrm{MHz}$ | $\times 10.9 \mathrm{~V}$ | $=0.007 \mathrm{~W}$ |

$$
\begin{aligned}
\mathrm{P}_{\mathrm{EXT}}(3.3 \mathrm{~V}) & =0.207 \mathrm{~W} \\
\mathrm{P}_{\mathrm{EXT}}(5 \mathrm{~V}) & =0.476 \mathrm{~W}
\end{aligned}
$$

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$
P_{T O T A L}=P_{E X T}+\left(I_{D D I N 2} \times 5.0 \mathrm{~V}\right)
$$

Note that the conditions causing a worst-case $\mathrm{P}_{\text {EXT }}$ are different from those causing a worst-case $\mathrm{P}_{\text {INT }}$. Maximum $\mathrm{P}_{\text {INT }}$ cannot occur while $100 \%$ of the output pins are switching from all ones to all zeros. Also note that it is not common for an application to have $100 \%$ or even $50 \%$ of the outputs switching simultaneously.

## AD14160/AD14160L

## TEST CONDITIONS

## Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by $\Delta \mathrm{V}$ is dependent on the capacitive load, $\mathrm{C}_{\mathrm{L}}$, and the load current, $\mathrm{I}_{\mathrm{L}}$. This decay time can be approximated by the following equation:

$$
t_{D E C A Y}=\frac{C_{L} \Delta V}{I_{L}}
$$

The output disable time, $\mathrm{t}_{\text {DIS }}$, is the difference between $\mathrm{t}_{\text {MEASURED }}$ and $t_{\text {Decay }}$ as shown in Figure 28. The time $t_{\text {measured }}$ is the interval from when the reference signal switches to when the output voltage decays $\Delta \mathrm{V}$ from the measured output high or outpy low pltage. $t_{D}$ CAY is calculated with test loads $C_{L}$ and
 a cansition from a high impedange state to when they start driving. The output enable time, ters, is the interyal fy m when a reference signal reashes a high or fow voltage level to when the output has reached a specified high or lortrip poipt, as shown in the Output Enable/Disable diagram (Figure 28). If mutiple pins (such as the data bus) are enabled, the measuremett value is that of the first pin to start driving.

## Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate $\mathrm{t}_{\text {DECAY }}$ using the equation given above. Choose $\Delta \mathrm{V}$ to be the difference between the ADSP-2106x's output voltage and the input threshold for the device requiring the hold time. A typical $\Delta \mathrm{V}$ will be $0.4 \mathrm{~V} . \mathrm{C}_{\mathrm{L}}$ is the total bus capacitance (per data line), and $\mathrm{I}_{\mathrm{L}}$ is the total leakage or three-state current (per data line). The hold time will be $t_{\text {Decay }}$ plus the minimum disable time (i.e., $\mathrm{t}_{\mathrm{HDWD}}$ for the write cycle).


Figure 28. Output Enable/Disable


Figure 30. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

## Capacitive Loading

Output delays and holds are based on standard capacitive loads: 50 pF on all pins (see Figure 29). The delay and hold specifications given should be derated by a factor of $1.5 \mathrm{~ns} / 50 \mathrm{pF}$ for loads other than the nominal value of 50 pF . Figures 31, 32, 33 and 34 show how output rise time varies with capacitance.
Figures 35 and 36 graphically show how output delays and holds vary with load capacitance. (Note that these graphs or derating does not apply to output disable delays; see the previous section Output Disable Time under Test Conditions.) The graphs of Figures 31 through 36 may not be linear outside the ranges shown.


Figure 31. Typical Qutput Rise Time (10\%-90\%)
vs. Lфad Capaciance (Xo =5V)


Figure 32. Typical Output Rise Time (10\%-90\%) vs. Load Capacitance ( $V_{D D}=3.3 \mathrm{~V}$ )


Figure 33. Typical Output Rise Time (0.8 V-2.0 V) vs. Load Capacitance ( $V_{D D}=5 \mathrm{~V}$ )


Figure 34. Typical Output Rise Time (0.8 V-2.0 V) vs. Load Capacitance ( $V_{D D}=3.3 \mathrm{~V}$ )


Figure 35. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) ( $V_{D D}=5 \mathrm{~V}$ )


Figure 36. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) ( $V_{D D}=3.3 \mathrm{~V}$ )

## AD14160/AD14160L

## ASSEMBLY RECOMMENDATIONS

## Socket Information

Standard sockets are available from 3M and Plastronics. The 3 M socket used is the BGA III style. The customer must specify how they want the socket populated with pins and a slight modification is required to compensate for the tolerance of the package thickness.

## PCB Board Layout

A classical dog bone style pad should be used. A solder pad diameter of 0.65 mm is recommended. The pad should be nonsoldermask defined.


Solder Paste Printing
A solder paste print of 0.7 mm diameter with thickness of 0.15 to 0.2 mm is recommended. Normal solder paste alloy can be used, i.e., 60/40, 63/37, etc.

## Reflow Profile

The profile shown below is recommended.


Figure 38.

## Signal Pad Assignment Topology

The AD14160/AD14160L signal pad assignments were carefully analyzed for improved board routing and maximum reliability. By restricting the required $432 \mathrm{I} / \mathrm{O}$ to the inner 25 mm circle, TCE mismatch concerns are minimized. (BGA ball patterns of 25 mm size are well characterized and documented.) The signal I/O is carefully placed and grouped to minimize pin escape difficulties in routing. Redundant power/ground contact pads are also provided (but not required) to improve the thermal performance and the ground bounce performance of the package (see Figure 42).

## DENSITY IMPROVEMENTS

In addition to careful considerations to performance characteristics such as ground bounce, signal quality, and noise isolation, the AD14160/AD14160L also provides significant density advantages.

## Board Area Reduction

The minimally packaged AD14160/AD14160L CBGA reduces required board area by approximately $75 \%$.


Figure 39.

## Embedded Wiring

Forty feet of optimized routing is embedded in four integrated signal routing layers (in addition to power and ground planes). This eliminated hundreds of feet of multiprocessing interconnect on the target PCB; thereby, also reducing board cost and required routing layers.

## GROUND BOUNCE ESTIMATE

Ground bounce diminishes noise margins in a system and must be held as low as possible. Ground bounce results from switching output pins from a high to a low state with the ensuing discharge current creating a voltage across the parasitic inductance of the MCM's ground pins (and to a lesser extent across the wirebond wires connecting the ground pads). A useful model for calculating the level of ground bounce is shown below (Johnson, Howard W. and Graham, Martin, "High-Speed Digital Design," Prentice Hall p67, 1993).


Figure 40.

In the Quad-SHARC module, the worse case ground bounce condition occurs during an external memory operation in which 86 signals switch simultaneously from high to low. Because of the ground planes embedded within the substrate of the module, the effective ground pin inductance is found by dividing the CBGA's single ground pin inductance, estimated to be about 3 nH , by the 64 ground pins resulting in $\mathrm{L}_{\mathrm{GND}}=0.05 \mathrm{nH}$. Typical output fall times for varying load conditions can be obtained from this data sheet.

The induced voltage generated by the switching currents is given by

$$
V_{G N D}=L_{G N D} \frac{d}{d t}\left(I_{D I S C H A R G E}\right)
$$

Assuming the voltage waveform is an integrated Gaussian pulse, the peak amplitude is approximated by

$$
\left|V_{G N D}\right| \max =\mathrm{L}_{\mathrm{GND}} \frac{1.52 \Delta V}{T_{10-90^{2}}} C .
$$



## AD14160/AD14160L

## Thermal Characteristics

The AD14160/AD14160L is packaged in a 452-lead ceramic ball grid array (CBGA). The package is optimized for thermal conduction through the core (base of the package) down to the mounting surface. The AD14160/AD14160L is specified for a case temperature ( $\mathrm{T}_{\mathrm{CASE}}$ ). Design of the mounting surface and attachment material should be such that $\mathrm{T}_{\text {CASE }}$ is not exceeded.

$$
\theta_{J C}=0.36^{\circ} \mathrm{C} / \mathrm{W}
$$

Thermal Cross-Section
The data below, together with the detailed mechanical drawings at the end of the data sheet, allows for constructing simple thermal models for further analysis within targeted systems. The top layer of the package, where the die are mounted, is a metal $\mathrm{V}_{\mathrm{DD}}$ layer. The approximate metal area coverage from the metal plares and rouking layers is estimated below.

| Layer | Percent Metal <br> (1 Mil Thick) |
| :--- | :--- |
| VDD | 87 |
| SIG2 | 12 |
| SIG3 | 12 |
| GND | 89 |
| SIG4 | 14 |
| SIG5 | 13 |
| BASE | 91 |

(Assume Uniformly Distributed)


Figure 41.


Figure 42. Board Footprint for AD14160/AD14160L Quad SHARC BGA

## AD14160/AD14160L

MECHANICAL CHARACTERISTICS
Lid Deflection Analysis


The data below, tegetherwith the detailed nechavica draprings at the end of the data sheet, allows for donstrugtion of sinpple mechanical models for further analysis within largeted syftems.

The fohowng pages list two separate pin listings. The first is ordered by pin numbe and the second is an alphabetical list by pin name Note that thergare many yot required or redundant pins pey $\phi$ nd the stan $\beta$ ard package 45 leads. These pins are not d in parenthese o. For example: (GND), (NDD, unused), (TLST). These pins ar extrone $\mathrm{T}_{\mathrm{u}}$ and $\phi$ nly the redundant

## Mechanical Properties

| Material | Modulus of Elasticity |
| :--- | :--- |
| Ceramic | $26 \times 10^{3} \mathrm{~kg} / \mathrm{mm}^{2}$ |
| Kovar | $14.1 \times 10^{3} \mathrm{~kg} / \mathrm{mm}^{2}$ |
| Tungsten | $35 \times 10^{3} \mathrm{~kg} / \mathrm{mm}^{2}$ |
| Thermoplastic | $279 \mathrm{~kg} / \mathrm{mm}^{2}$ |
| Silicon | $11 \times 10^{3} \mathrm{~kg} / \mathrm{mm}^{2}$ |

 $35 \times 10^{3} \mathrm{~kg} / \mathrm{mm}^{2}$ $11 \times 10^{3} \mathrm{~kg} / \mathrm{mm}^{2}$


452-LEAD CBGA PIN CONFIGURATION


#### Abstract

०००००००००००००००००००००००००००००००००० ००००OOOOOOOOOOOOOOOOOOOOOOOOOOOOOO ०००००००००००००००००००००००००००००००००००००० ०००००००००००००००००००००००००००००००००००० ००००००००००००००००००००OOOOOOOOOOOOO००० ००००००००००००००००००००००००००००००००००००   ००००००००००००००००००००००००००००००००००००० ०००००००००००००००००००००००००००००००००००० 000000000000000000000000000000000000 ०००००००००००००००००००००००००००००००००००० ००००००००००००००००००००००००००००००००००००००  ०००००००००००००००००००००००००००००००००००० ०००००००००००००००००००००००००००००००००००० ०००००००००००००००००००००००००००००००००००० ०००००००००००००००००००००००००००००००००००० ०००००००००००००००००००००००००००००००००००० ०००००००००००००००००००००००००००००००००००००० ००००००००००००००००००००००००००००००००००००००० ००००००००००००००००००००००००००००००००००००  000000000000000000000000000000000000  $\circ \circ 0000000000000000000000000000000000$ ○ o o O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O ०००००००००००००००००००००००००००००००००००० ०००००००००००००००००००००००००००००००००००० ०००००००००००००००००००००००००००००००००००० ०००००००००००००००००००००००००००००००००००० ०००००००००००००००००००००००००००००००००००००  ○ ○ O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O

०००००००००००००००००००००००००००००००००००० ००००००००००००००००००००००००००००००००००००००० म  BOTTOM VIEW 


PIN CONFIGURATIONS (Pin Order Listing)


PIN CONFIGURATIONS (Pin Order Listing Continued)

| $\begin{aligned} & \text { Pin } \\ & \text { No } \end{aligned}$ | Pin <br> Name | Pin <br> No | Pin <br> Name | Pin <br> No. | Pin <br> Name | $\begin{aligned} & \text { Pin } \\ & \text { No } \end{aligned}$ | Pin <br> Name | Pin <br> No. | Pin <br> Name | Pin <br> No. | Pin <br> Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N1 | (GND) | R1 | (GND) | U1 | (GND) | W1 | (GND) | AA1 | (GND) | AC1 | (GND) |
| N2 | (unused) | R2 | (unused) | U2 | (unused) | W2 | (GND) | AA2 | (unused) | AC2 | (unused) |
| N3 | (unused) | R3 | (unused) | U3 | (unused) | W3 | (VDD) | AA3 | (unused) | AC3 | (unused) |
| N4 | (unused) | R4 | (unused) | U4 | (unused) | W4 | (VDD) | AA4 | (GND) | AC4 | (GND) |
| N5 | (GND) | R5 | (GND) | U5 | (unused) | W5 | (VDD) | AA5 | (unused) | AC5 | (unused) |
| N6 | (unused) | R6 | (unused) | U6 | (TEST9) | W6 | (TEST8) | AA6 | (GND) | AC6 | (GND) |
| N7 | (GND) | R7 | (GND) | U7 | GND | W7 | GND | AA7 | GND | AC7 | (unused) |
| N8 | VDD | R8 | RCLKB1 | U8 | TFSB1 | W8 | DTB1 | AA8 | HBR | AC8 | GND |
| N9 | RCLKB0 | R9 | TFSB0 | U9 | DTB0 | W9 | DATA46 | AA9 | BR2 | AC9 | BR4 |
| N10 | DATA32 | R10 | DATA34 | U10 | DATA36 | W10 | DATA38 | AA10 | $\overline{\mathrm{CPAB}}$ | AC10 | FLAGC0 |
| N11 | DATA24 | R11 | DATA26 | U11 | CLKIN | W11 | DATA29 | AA11 | DATA44 | AC11 | RCLKC1 |
| N12 | DATA14 | R12 | DATA16 | U12 | DATA18 | W12 | DATA20 | AA12 | DATA42 | AC12 | RCLKC0 |
| N13 | DATA3 | R13 | DATA5 | U13 | DATA7 | W13 | DATA9 | AA13 | DATA40 | AC13 | ADRCLK |
| N14 | DATA1 | R14 | GND | U14 | VDD | W14 | (unused) | AA14 | (unused) | AC14 | VDD |
| N1- | DMAG2 | R15 | GND | U15 | GND | W15 | (unused) | AA15 | (unused) | AC15 | VDD |
| N16 | $\overline{\text { SBTS }}$ | R16 | GND | U16 | TIMEXPB | W16 | GND | AA16 | GND | AC16 | VDD |
| +17 | (unused) | R17 | IRQB0 | U17 | VDD | W17 | VDD | AA17 | GND | AC17 | VDD |
| N18 | (unuped) | R18 | IROB1 | 418 | VDD | W18 | VDD | AA18 | GND | AC18 | GND |
| N19 | (unysed) | R19 | IRgB2 |  | VDD | W19 | VDD | AA19 | GND | AC19 | GND |
| 120 | (unused) | R20 | GXD | U2) | VDD | W20 | GND | AA20 | GND | AC20 | GND |
| N11 | (unused) | R21 | GND | U | VoD | W21 | VDD | AA21 | VDD | AC21 | VDD |
| N22 | LA4ACK | R22 | G.ND |  | GND | W22 | $\sim \mathrm{DD}$ | AA22 | VDD | AC22 | VDD |
| N23 | LA4CLK | R23 | RPB | U23 | GNO | W 3 | GND | AA23 | GND | AC23 | TIMEXPC |
| N24 | LA4DAT0 | R24 | Mso | Y 24 | ADDR24 | W2 4 | ADDR16 | AA24 | ADDR8 | AC24 | ADDR0 |
| N25 | LA4DAT1 | R25 | MS1 | ¢25 | ADDR25 | W 25 | ADDR17 | AA 25 | ADPR9 | AC25 | ADDR1 |
| N26 | LA4DAT2 | R26 | MS2 | U26 | ADDR26 | w/26 | ADDR18 | A2 26 | $\triangle \mathrm{DDR10}$ | ${ }_{\text {AC26 }}$ | ADDR2 |
| N27 | LA4DAT3 | R27 | MS3 | U27 | ADDR27 | W27 | ADDR19 | A 427 | ADDRI |  | ADDR3 |
| N28 | GND | R28 | IDA0 | U28 | InQa2 | W28 | FLAGA3 | AA28 | FLAGD1 | $1628$ | FLAGB3 |
| N29 | VDD | R29 | LBOOTA | U29 | IRQAI | W2p | ELAGA2 | AA29 | RQD1 | AC29 |  |
| N30 | (GND) | R30 | (GND) | U30 | TDOA | W30 | TDI | AA30 | VDD | AC30 | (undused) |
| N31 | (unused) | R31 | (unused) | U31 | (TEST16) | W31 | (TEST1) | AA31 | (GND) | AC31 | (GAD) |
| N32 | (GND) | R32 | (GND) | U32 | (unused) | W32 | (VDD) | AA32 | (unused) | AC32 | (ynused) |
| N33 | (unused) | R33 | (unused) | U33 | (unused) | W33 | (VDD) | AA33 | (GND) | AC33 | (GND) |
| N34 | (unused) | R34 | (unused) | U34 | (unused) | W34 | (GND) | AA34 | (unusel) | AC34 | (unused) |
| N35 | (unused) | R35 | (unused) | U35 | (unused) | W35 | (VDD) | AA35 | (unused) | AC3 | (unused) |
| N36 | (GND) | R36 | (GND) | U36 | (GND) | W36 | (GND) | AA36 | (GND) | AC36 | (GND) |
| P1 | (GND) | T1 | (GND) | V1 | (GND) | Y1 | (GND) | AB1 | (GND) | AD1 | (GND) |
| P2 | (unused) | T2 | (unused) | V2 | (GND) | Y2 | (unused) | AB2 | (unused) | AD2 | (unused) |
| P3 | (unused) | T3 | (unused) | V3 | (VDD) | Y3 | (unused) | AB3 | (unused) | AD3 | (unused) |
| P4 | (GND) | T4 | (GND) | V4 | (VDD) | Y4 | (unused) | AB4 | (unused) | AD4 | (unused) |
| P5 | (unused) | T5 | (unused) | V5 | (VDD) | Y5 | (unused) | AB5 | (GND) | AD5 | (GND) |
| P6 | (GND) | T6 | (GND) | V6 | (TEST9) | Y6 | (TEST8) | AB6 | (unused) | AD6 | (unused) |
| P7 | (unused) | T7 | VDD | V7 | CSB | Y7 | VDD | AB7 | (GND) | AD7 | (GND) |
| P8 | RFSB1 | T8 | DRB1 | V8 | TCLKB1 | Y8 | SW | AB8 | HBG | AD8 | VDD |
| P9 | DRB0 | T9 | TCLKB0 | V9 | DATA45 | Y9 | BR1 | AB9 | BR3 | AD9 | BR5 |
| P10 | DATA33 | T10 | DATA35 | V10 | DATA37 | Y10 | DATA47 | AB10 | GND | AD10 | FLAGC1 |
| P11 | DATA25 | T11 | DATA27 | V11 | DATA28 | Y11 | DATA43 | AB11 | RFSC1 | AD11 | DRC1 |
| P12 | DATA15 | T12 | DATA17 | V12 | DATA19 | Y12 | DATA41 | AB12 | RFSC0 | AD12 | DRC0 |
| P13 | DATA4 | T13 | DATA6 | V13 | DATA8 | Y13 | DATA39 | AB13 | TDOB | AD13 | $\overline{\text { CPAC }}$ |
| P14 | GND | T14 | VDD | V14 | FLAGB0 | Y14 | (unused) | AB14 | (unused) | AD14 | CSC |
| P15 | GND | T15 | GND | V15 | FLAGB1 | Y15 | (unused) | AB15 | (unused) | AD15 | $\overline{\text { EMU }}$ |
| P16 | IDB0 | T16 | GND | V16 | FLAGB2 | Y16 | GND | AB16 | GND | AD16 | GND |
| P17 | IDB1 | T17 | GND | V17 | FLAGB3 | Y17 | GND | AB17 | GND | AD17 | TMS |
| P18 | IDB2 | T18 | GND | V18 | VDD | Y18 | VDD | AB18 | GND | AD18 | TRST |
| P19 | (unused) | T19 | GND | V19 | VDD | Y19 | VDD | AB19 | GND | AD19 | RFSD1 |
| P20 | (unused) | T20 | (unused) | V20 | GND | Y20 | VDD | AB20 | VDD | AD20 | RFSD0 |
| P21 | (unused) | T21 | (unused) | V21 | VDD | Y21 | VDD | AB21 | VDD | AD21 | $\overline{\text { BMSBCD }}$ |
| P22 | GND | T22 | (unused) | V22 | BMSA | Y22 | GND | AB22 | VDD | AD22 | LD1ACK |
| P23 | GND | T23 | (unused) | V23 | GND | Y23 | GND | AB23 | VDD | AD23 | LD1CLK |
| P24 | GND | T24 | ADDR28 | V24 | ADDR20 | Y24 | ADDR12 | AB24 | ADDR4 | AD24 | LD1DAT0 |
| P25 | GND | T25 | ADDR29 | V25 | ADDR21 | Y25 | ADDR13 | AB25 | ADDR5 | AD25 | LD1DAT1 |
| P26 | GND | T26 | ADDR30 | V26 | ADDR22 | Y26 | ADDR14 | AB26 | ADDR6 | AD26 | LD1DAT2 |
| P27 | GND | T27 | ADDR31 | V27 | ADDR23 | Y27 | ADDR15 | AB27 | ADDR7 | AD27 | LD1DAT3 |
| P28 | IDA1 | T28 | IRQA0 | V28 | FLAGA0 | Y28 | FLAGD0 | AB28 | FLAGD2 | AD28 | TIMEXPD |
| P29 | IDA2 | T29 | EBOOTA | V29 | FLAGA1 | Y29 | IRQD0 | AB29 | IRQD2 | AD29 | GND |
| P30 | (unused) | T30 | GND | V30 | TIMEXPA | Y30 | GND | AB30 | (GND) | AD30 | (GND) |
| P31 | (GND) | T31 | (GND) | V31 | (TEST16) | Y31 | (TEST1) | AB31 | (unused) | AD31 | (unused) |
| P32 | (unused) | T32 | (unused) | V32 | (VDD) | Y32 | (unused) | AB32 | (GND) | AD32 | (GND) |
| P33 | (GND) | T33 | (GND) | V33 | (VDD) | Y33 | (unused) | AB33 | (unused) | AD33 | (unused) |
| P34 | (unused) | T34 | (unused) | V34 | (GND) | Y34 | (unused) | AB34 | (unused) | AD34 | (unused) |
| P35 | (unused) | T35 | (unused) | V35 | (VDD) | Y35 | (unused) | AB35 | (unused) | AD35 | (unused) |
| P36 | (GND) | T36 | (GND) | V36 | (GND) | Y36 | (GND) | AB36 | (GND) | AD36 | (GND) |

PIN CONFIGURATIONS (Pin Order Listing Continued)

| Pin <br> No | Pin <br> Name | Pin No | Pin <br> Name | $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin <br> Name | Pin No | Pin <br> Name | Pin <br> No. | Pin <br> Name | $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin <br> Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AE1 | (GND) | AG1 | (GND) | AJ1 | (GND) | AL1 | (GND) | AN1 | (GND) |  |  |
| AE2 | (unused) | AG2 | (unused) | AJ2 | (unused) | AL2 | (unused) | AN2 | (unused) | AR2 | (GND) |
| AE3 | (unused) | AG3 | (unused) | AJ3 | (unused) | AL3 | (unused) | AN3 | (unused) | AR3 | (unused) |
| AE4 | (GND) | AG4 | (GND) | AJ4 | (GND) | AL4 | (GND) | AN4 | (GND) | AR4 | (unused) |
| AE5 | (unused) | AG5 | (unused) | AJ5 | (unused) | AL5 | (unused) | AN5 | (unused) | AR5 | (unused) |
| AE6 | (GND) | AG6 | (GND) | AJ6 | (GND) | AL6 | (GND) | AN6 | (GND) | AR6 | (unused) |
| AE7 | (unused) | AG7 | (unused) | AJ7 | (unused) | AL7 | (unused) | AN7 | (unused) | AR7 | (unused) |
| AE8 | (TEST7) | AG8 | (GND) | AJ8 | (GND) | AL8 | (GND) | AN8 | (GND) | AR8 | (unused) |
| AE9 | BR6 | AG9 | (unused) | AJ9 | (unused) | AL9 | (unused) | AN9 | (unused) | AR9 | (unused) |
| AE10 | FLAGC2 | AG10 | GND | AJ10 | (GND) | AL10 | (GND) | AN10 | (GND) | AR10 | (unused) |
| AE11 | TFSC1 | AG11 | DTC1 | AJ11 | (unused) | AL11 | (unused) | AN11 | (unused) | AR11 | (unused) |
| AE12 | TFSC0 | AG12 | DTC0 | AJ12 | (TEST6) | AL12 | (GND) | AN12 | (GND) | AR12 | (unused) |
| AE13 | LC1ACK | AG13 | IRQC0 | AJ13 | LC4ACK | AL13 | (unused) | AN13 | (unused) | AR13 | (unused) |
| AE14 | LC1CLK | AG14 | IRQC1 | AJ14 | LC4CLK | AL14 | (GND) | AN14 | (GND) | AR14 | (unused) |
| AE15 | L¢1DAT0 | AG15 | IRQC2 | AJ15 | LC4DAT0 | AL15 | (unused) | AN15 | (unused) | AR15 | (unused) |
| 4E16 | LCdDAT | AG16 | IDC0 | AJ16 | LC4DAT1 | AL16 | (GND) | AN16 | (GND) | AR16 | (unused) |
| AE17 | -C1DAT/2 | AG17 | IDC1 | AJ17 | LC4DAT2 | AL17 | (TEST5) | AN17 | (unused) | AR17 | (unused) |
| AE18 | ccipat3 | AG18 | IDC2 | AJ18 | LC4DAT3 | AL18 | (TEST5) | AN18 | (VDD) | AR18 | (unused) |
| AE19 | RCIKD 1 | AG19 | TF D 1 | N19 | DTD1 | AL19 | (TEST4) | AN19 | (VDD) | AR19 | (unused) |
| AE20 | RCLKP0 | AG20 | THSD | A) 20 | DTD0 | AL20 | (TEST4) | AN20 | (unused) | AR20 | (unused) |
| AE21 | yk | AG2K | CSD | AJp 1 | CPAD | AL21 | (GND) | AN21 | (GND) | AR21 | (unused) |
| $\mathrm{AE} 22$ | $\operatorname{LD} 2 A C K$ | AO22 | LD4C | AJ22 | TPO | ALP2 | (unused) | AN22 | (unused) | AR22 | (unused) |
| AE23 | LD2 2 LK | AG23 | W4CLK | AJ23 | СВОотв | AI 23 | (GND) | AN23 | (GND) | AR23 | (unused) |
| AE24 | LD2DAFQ | AG2d | LD\& ${ }^{\text {dat0 }}$ | A J2 | TCK | A 24 | (unused) | AN24 | (unused) | AR24 | (unused) |
| AE25 | LD2DAT1 | AG25 | LD4Dati | - J25 | (TEST3) | AL25 | (GND) | AN25 | (GND) | AR25 | (unused) |
| AE26 | LD2DAT2 | AG26 | LDCDAT2 | AJ2 ${ }^{\text {d }}$ | (unused) | AL2 | (unused) | AN26 | unused) | AR26 | (unused) |
| AE27 | LD2DAT3 | AG27 | LD4DAT3 | AJ27 | (GND) | AL2 | (GND) | AN27 | 4GND) | AR27 | (unused) |
| AE28 | VDD | AG28 | (unused) | AJ28 | (unused) | ALd8 | (unused) | AN88 | (unused) | AR28 | (tunused) |
| AE29 | (TEST2) | AG29 | (GND) | AJ29 | (GND) | AL ${ }^{\text {a }}$ | (GND) | AN29 | (GND) | AR49 |  |
| AE30 | (unused) | AG30 | (unused) | AJ30 | (unused) | AL30 | (urused) | AN30 | (uny sed) | AB30 | (unused) |
| AE31 | (GND) | AG31 | (GND) | AJ31 | (GND) | AL3 1 | (0ND) | AN31 | (G) D ) | AR31 | (unused) |
| AE32 | (unused) | AG32 | (unused) | AJ32 | (unused) | AL32 | (unused) | AN34 | (unused) | AR32 | (unused) |
| AE33 | (GND) | AG33 | (GND) | AJ33 | (GND) | AL33 | (GND) | ANIB | ( ND) | AR33 | (tansed) |
| AE34 | (unused) | AG34 | (unused) | AJ34 | (unused) | AL34 | (unused) | AN34 | (unus d) | AR3 4 | (unused) |
| AE35 | (unused) | AG35 | (unused) | AJ35 | (unused) | AL35 | (unused) | AN35 | (unused) | AR35 | (GND) |
| AE36 | (GND) | AG36 | (GND) | AJ36 | (GND) | AL36 | (GND) | AN36 | (GND) |  |  |
| AF1 | (GND) | AH1 | (GND) | AK1 | (GND) | AM1 | (GND) | AP1 | (GND) |  |  |
| AF2 | (unused) | AH2 | (unused) | AK2 | (unused) | AM2 | (unused) | AP2 | (GND) |  |  |
| AF3 | (unused) | AH3 | (unused) | AK3 | (unused) | AM3 | (unused) | AP3 | (unused) | AT3 | (GND) |
| AF4 | (unused) | AH4 | (unused) | AK4 | (unused) | AM4 | (unused) | AP4 | (VDD) | AT4 | (GND) |
| AF5 | (GND) | AH5 | (GND) | AK5 | (GND) | AM5 | (GND) | AP5 | (unused) | AT5 | (GND) |
| AF6 | (unused) | AH6 | (unused) | AK6 | (unused) | AM6 | (unused) | AP6 | (unused) | AT6 | (GND) |
| AF7 | (GND) | AH7 | (GND) | AK7 | (GND) | AM7 | (GND) | AP7 | (unused) | AT7 | (GND) |
| AF8 | (unused) | AH8 | (unused) | AK8 | (unused) | AM8 | (unused) | AP8 | (unused) | AT8 | (GND) |
| AF9 | (TEST7) | AH9 | (GND) | AK9 | (GND) | AM9 | (GND) | AP9 | (unused) | AT9 | (GND) |
| AF10 | FLAGC3 | AH10 | (unused) | AK10 | (unused) | AM10 | (unused) | AP10 | (unused) | AT10 | (GND) |
| AF11 | TCLKC1 | AH11 | (TEST6) | AK11 | (GND) | AM11 | (GND) | AP11 | (unused) | AT11 | (GND) |
| AF12 | TCLKC0 | AH12 | VDD | AK12 | (unused) | AM12 | (unused) | AP12 | (unused) | AT12 | (GND) |
| AF13 | LC2ACK | AH13 | LC3ACK | AK13 | (GND) | AM13 | (GND) | AP13 | (unused) | AT13 | (GND) |
| AF14 | LC2CLK | AH14 | LC3CLK | AK14 | (unused) | AM14 | (unused) | AP14 | (unused) | AT14 | (GND) |
| AF15 | LC2DAT0 | AH15 | LC3DAT0 | AK15 | (GND) | AM15 | (GND) | AP15 | (unused) | AT15 | (GND) |
| AF16 | LC2DAT1 | AH16 | LC3DAT1 | AK16 | GND | AM16 | (unused) | AP16 | (unused) | AT16 | (GND) |
| AF17 | LC2DAT2 | AH17 | LC3DAT2 | AK17 | VDD | AM17 | (unused) | AP17 | (unused) | AT17 | (GND) |
| AF18 | LC2DAT3 | AH18 | LC3DAT3 | AK18 | GND | AM18 | (VDD) | AP18 | (GND) | AT18 | (GND) |
| AF19 | DRD1 | AH19 | TCLKD1 | AK19 | VDD | AM19 | (VDD) | AP19 | (VDD) | AT19 | (GND) |
| AF20 | DRD0 | AH20 | TCLKD0 | AK20 | VDD | AM20 | (unused) | AP20 | (unused) | AT20 | (GND) |
| AF21 | RD | AH21 | IDD0 | AK21 | GND | AM21 | (unused) | AP21 | (unused) | AT21 | (GND) |
| AF22 | LD3ACK | AH22 | IDD1 | AK22 | (GND) | AM22 | (GND) | AP22 | (unused) | AT22 | (GND) |
| AF23 | LD3CLK | AH23 | IDD2 | AK23 | (unused) | AM23 | (unused) | AP23 | (unused) | AT23 | (GND) |
| AF24 | LD3DAT0 | AH24 | EBOOTBCD | AK24 | (GND) | AM24 | (GND) | AP24 | (unused) | AT24 | (GND) |
| AF25 | LD3DAT1 | AH25 | TDOC | AK25 | (unused) | AM25 | (unused) | AP25 | (unused) | AT25 | (GND) |
| AF26 | LD3DAT2 | AH26 | (TEST3) | AK26 | (GND) | AM26 | (GND) | AP26 | (unused) | AT26 | (GND) |
| AF27 | LD3DAT3 | AH27 | (unused) | AK27 | (unused) | AM27 | (unused) | AP27 | (unused) | AT27 | (GND) |
| AF28 | (TEST2) | AH28 | (GND) | AK28 | (GND) | AM28 | (GND) | AP28 | (unused) | AT28 | (GND) |
| AF29 | (unused) | AH29 | (unused) | AK29 | (unused) | AM29 | (unused) | AP29 | (unused) | AT29 | (GND) |
| AF30 | (GND) | AH30 | (GND) | AK30 | (GND) | AM30 | (GND) | AP30 | (unused) | AT30 | (GND) |
| AF31 | (unused) | AH31 | (unused) | AK31 | (unused) | AM31 | (unused) | AP31 | (unused) | AT31 | (GND) |
| AF32 | (GND) | AH32 | (GND) | AK32 | (GND) | AM32 | (GND) | AP32 | (unused) | AT32 | (GND) |
| AF33 | (unused) | AH33 | (unused) | AK33 | (unused) | AM33 | (unused) | AP33 | (GND) | AT33 | (GND) |
| AF34 | (unused) | AH34 | (unused) | AK34 | (unused) | AM34 | (unused) | AP34 | (unused) | AT34 | (GND) |
| AF35 | (unused) | AH35 | (unused) | AK35 | (unused) | AM35 | (unused) | AP35 | (VDD) |  |  |
| AF36 | (GND) | AH36 | (GND) | AK36 | (GND) | AM36 | (GND) | AP36 | (GND) |  |  |

PIN CONFIGURATIONS (Alphabetical Listing)

| Pin Name | $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin Name | $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin Name | $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin Name | Pin <br> No. | Pin Name | $\begin{aligned} & \text { Pin } \\ & \text { No. } \\ & \hline \end{aligned}$ | Pin Name | $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACK | J21 | DATA21 | K11 | GND | N28 | IRQA0 | T28 | LC2DAT2 | AF17 | TCLKD0 | AH20 |
| ADDR0 | AC24 | DATA22 | L11 | GND | P14 | IRQA1 | U29 | LC2DAT3 | AF18 | TCLKD1 | AH19 |
| ADDR1 | AC25 | DATA23 | M11 | GND | P15 | IRQA2 | U28 | LC3ACK | AH13 | TDI | W30 |
| ADDR2 | AC26 | DATA24 | N11 | GND | P22 | IRQB0 | R17 | LC3CLK | AH14 | TDO | AJ22 |
| ADDR3 | AC27 | DATA25 | P11 | GND | P23 | IRQB1 | R18 | LC3DAT0 | AH15 | TDOA | U30 |
| ADDR4 | AB24 | DATA26 | R11 | GND | P24 | IRQB2 | R19 | LC3DAT1 | AH16 | TDOB | AB13 |
| ADDR5 | AB25 | DATA27 | T11 | GND | P25 | IRQC0 | AG13 | LC3DAT2 | AH17 | TDOC | AH25 |
| ADDR6 | AB26 | DATA28 | V11 | GND | P26 | IRQC1 | AG14 | LC3DAT3 | AH18 | TFSA0 | K20 |
| ADDR7 | AB27 | DATA29 | W11 | GND | P27 | IRQC2 | AG15 | LC4ACK | AJ13 | TFSA1 | K19 |
| ADDR8 | AA24 | DATA30 | L10 | GND | R14 | IRQD0 | Y29 | LC4CLK | AJ14 | TFSB0 | R9 |
| ADDR9 | AA25 | DATA31 | M10 | GND | R15 | IRQD1 | AA29 | LC4DAT0 | AJ15 | TFSB1 | U8 |
| ADDR10 | AA26 | DATA32 | N10 | GND | R16 | IRQD2 | AB29 | LC4DAT1 | AJ16 | TFSC0 | AE12 |
| ADDR11 | AA27 | DATA33 | P10 | GND | R20 | LA1ACK | K22 | LC4DAT2 | AJ17 | TFSC1 | AE11 |
| ADDR ${ }^{\text {d }}$ | Y24 | DATA34 | R10 | GND | R21 | LA1CLK | K23 | LC4DAT3 | AJ18 | TFSD0 | AG20 |
| AD R 13 | Y25 | DATA35 | T10 | GND | R22 | LA1DAT0 | K24 | LD1ACK | AD22 | TFSD1 | AG19 |
| ADD3 14 | Y26 | DATA36 | U10 | GND | T15 | LA1DAT1 | K25 | LD1CLK | AD23 | TIMEXPA | V30 |
| ADDR15 | 127 | DATA37 |  | GND | T16 | LA1DAT2 | K26 | LD1DAT0 | AD24 | TIMEXPB | U16 |
| ADIPR16 | 以 24 | DATAS | W | GND | T17 | LA1DAT3 | K27 | LD1DAT1 | AD25 | TIMEXPC | AC23 |
| ADPR17 | $\pm 25$ | DATA39 |  | GND | T18 | LA2ACK | L22 | LD1DAT2 | AD26 | TIMEXPD | AD28 |
| ADD 18 | W26 | DATA40 | A A13 | GYD | T19 | LA2CLK | L23 | LD1DAT3 | AD27 | TMS | AD17 |
| Alpirio | w 2 | DATA 1 | H 12 | GND | 130 | Ladat0 | L24 | LD2ACK | AE22 | TRST | AD18 |
| ADDR20 | 24 | DATA42 | AAY2 | ND | U\% | LA\&DATy | L25 | LD2CLK | AE23 | VDD | G21 |
| ADDR21 | V25 | Datal3 | Y 1 | GND | 415 | Cazpate | L26 | LD2DAT0 | AE24 | VDD | H22 |
| ADDR22 | V26 | PATA44 | AA 11 | GND | U22 | ta2dat 3 | L27 | LDEPAT1 | AE25 | VDD | H24 |
| ADDR23 | V27 | DATA45 | v9 | end | U23 | LasAck | M22 | LD2DAT2 | AE26 | VDD | J18 |
| ADDR24 | U24 | DATA46 | W | GD | 20 | LA3CIK | M23 | LD2DATY | -E27 | VDD | J24 |
| ADDR25 | U25 | DATA47 | Y10 | GND | V28 | L33DAT0 | M24 | L $\quad 3 \mathrm{ACK}$ | AF23 | VDD | M18 |
| ADDR26 | U26 | DMAG1 | M15 | GND | \% 7 | La3D AT1 | M25 | LD3CLK | AF23 | NDE | N28 |
| ADDR27 | U27 | DMAG2 | N15 | GND | W16 | LA3¢AT2 | M26 | LD3Dat | AF24 | VDD | I8 |
| ADDR28 | T24 | DMAR1 | M16 | GND | W20 | LA3DAT3 | M27 | LD3DAT1 | AF2 2 | VDD | N2 |
| ADDR29 | T25 | DMAR2 | M17 | GND | W23 | LA4ACK | $\mathrm{N}_{22}$ | LDTAAT2 | AF2 6 | VDD | 7 |
| ADDR30 | T26 | DRA0 | J20 | GND | Y16 | LA4CLK | N23 | ID3DAT | AF7 7 | VDD | T1 |
| ADDR31 | T27 | DRA1 | J19 | GND | Y17 | LA4DAT0 | N24 | LD4ACR | A¢22 | VDD | U14 |
| ADRCLK | AC13 | DRB0 | P9 | GND | Y22 | LA4DAT1 | N25 | LD4CLK | AG23 | VDD | U17 |
| BMSA | V22 | DRB1 | T8 | GND | Y23 | LA4DAT2 | N26 | LD4DAT0 | AG24 | VDD | 018 |
| BMSBCD | AD21 | DRC0 | AD12 | GND | Y30 | LA4DAT3 | N27 | LD4DAT1 | AG25 | VDD | W19 |
| BR1 | Y9 | DRC1 | AD11 | GND | AA7 | LB1ACK | H13 | LD4DAT2 | AG26 | VDD | U20 |
| BR2 | AA9 | DRD0 | AF20 | GND | AA16 | LB1CLK | H14 | LD4DAT3 | AG27 | VDD | U21 |
| BR3 | AB9 | DRD1 | AF19 | GND | AA17 | LB1DAT0 | H15 | MS0 | R24 | VDD | V18 |
| BR4 | AC9 | DTA0 | M20 | GND | AA18 | LB1DAT1 | H16 | MS1 | R25 | VDD | V19 |
| BR5 | AD9 | DTA1 | M19 | GND | AA19 | LB1DAT2 | G17 | MS2 | R26 | VDD | V21 |
| BR6 | AE9 | DTB0 | U9 | GND | AA20 | LB1DAT3 | G18 | MS3 | R27 | VDD | W17 |
| CLKIN | U11 | DTB1 | W8 | GND | AA23 | LB2ACK | J13 | PAGE | J22 | VDD | W18 |
| CPAA | M21 | DTC0 | AG12 | GND | AB10 | LB2CLK | J14 | RCLKA0 | H20 | VDD | W19 |
| CPAB | AA10 | DTC1 | AG11 | GND | AB16 | LB2DAT0 | J15 | RCLKA1 | H19 | VDD | W21 |
| CPAC | AD13 | DTD0 | AJ20 | GND | AB17 | LB2DAT1 | J16 | RCLKB0 | N9 | VDD | W22 |
| CPAD | AJ21 | DTD1 | AJ19 | GND | AB18 | LB2DAT2 | H17 | RCLKB1 | R8 | VDD | Y7 |
| CSA | K21 | EBOOTA | T29 | GND | AB19 | LB2DAT3 | H18 | RCLKC0 | AC12 | VDD | Y18 |
| $\overline{\text { CSB }}$ | V7 | EBOOTBCD | AH24 | GND | AC8 | LB3ACK | K13 | RCLKC1 | AC11 | VDD | Y19 |
| CSC | AD14 | EMU | AD15 | GND | AC18 | LB3CLK | K14 | RCLKD0 | AE20 | VDD | Y20 |
| CSD | AG21 | FLAGA0 | V28 | GND | AC19 | LB3DAT0 | K15 | RCLKD1 | AE19 | VDD | Y21 |
| DATA0 | M14 | FLAGA1 | V29 | GND | AC20 | LB3DAT1 | K16 | $\overline{\mathrm{RD}}$ | AF21 | VDD | AA21 |
| DATA1 | N14 | FLAGA2 | W29 | GND | AD16 | LB3DAT2 | K17 | REDY | H21 | VDD | AA22 |
| DATA2 | M13 | FLAGA3 | W28 | GND | AD29 | LB3DAT3 | K18 | RESET | L21 | VDD | AA30 |
| DATA3 | N13 | FLAGB0 | V14 | GND | AG10 | LB4ACK | L13 | RFSA0 | G20 | VDD | AB20 |
| DATA4 | P13 | FLAGB1 | V15 | GND | AK16 | LB4CLK | L14 | RFSA1 | G19 | VDD | AB21 |
| DATA5 | R13 | FLAGB2 | V16 | GND | AK18 | LB4DAT0 | L15 | RFSB0 | M9 | VDD | AB22 |
| DATA6 | T13 | FLAGB3 | V17 | GND | AK21 | LB4DAT1 | L16 | RFSB1 | P8 | VDD | AB23 |
| DATA7 | U13 | FLAGC0 | AC10 | HBG | AB8 | LB4DAT2 | L17 | RFSC0 | AB12 | VDD | AC14 |
| DATA8 | V13 | FLAGC1 | AD10 | HBR | AA8 | LB4DAT3 | L18 | RFSC1 | AB11 | VDD | AC15 |
| DATA9 | W13 | FLAGC2 | AE10 | IDA0 | R28 | LBOOTA | R29 | RFSD0 | AD20 | VDD | AC16 |
| DATA10 | J12 | FLAGC3 | AF10 | IDA1 | P28 | LBOOTBCD | AJ23 | RFSD1 | AD19 | VDD | AC17 |
| DATA11 | K12 | FLAGD0 | Y28 | IDA2 | P29 | LC1ACK | AE13 | RPBA | R23 | VDD | AC21 |
| DATA12 | L12 | FLAGD1 | AA28 | IDB0 | P16 | LC1CLK | AE14 | SBTS | N16 | VDD | AC22 |
| DATA13 | M12 | FLAGD2 | AB28 | IDB1 | P17 | LC1DAT0 | AE15 | SW | Y8 | VDD | AC29 |
| DATA14 | N12 | FLAGD3 | AC28 | IDB2 | P18 | LC1DAT1 | AE16 | TCK | AJ24 | VDD | AD8 |
| DATA15 | P12 | GND | G16 | IDC0 | AG16 | LC1DAT2 | AE17 | TCLKA0 | L20 | VDD | AE28 |
| DATA16 | R12 | GND | H23 | IDC1 | AG17 | LC1DAT3 | AE18 | TCLKA1 | L19 | VDD | AH12 |
| DATA17 | T12 | GND | J17 | IDC2 | AG18 | LC2ACK | AF13 | TCLKB0 | T9 | VDD | AK17 |
| DATA18 | U12 | GND | J23 | IDD0 | AH21 | LC2CLK | AF14 | TCLKB1 | V8 | VDD | AK19 |
| DATA19 | V12 | GND | J25 | IDD1 | AH22 | LC2DAT0 | AF15 | TCLKC0 | AF12 | VDD | AK20 |
| DATA20 | W12 | GND | K10 | IDD2 | AH23 | LC2DAT1 | AF16 | TCLKC1 | AF11 | WR | AE21 |

PIN CONFIGURATIONS (Alphabetical Listing Continued)


PIN CONFIGURATIONS (Alphabetical Listing Continued)


## ORDERING GUIDE

| Part Number | Case Temperature Range | Instruction Rate | Operating Voltage |
| :--- | :--- | :--- | :--- |
| AD14160BB-4 | $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | 40 MHz | 5 V |
| AD14160/AD14160LBB-4 | $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | 40 MHz | 3.3 V |
| AD14160KB-4 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 MHz | 5 V |
| AD14160/AD14160LKB-4 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 MHz | 3.3 V |

NOTES

1. Part numbers marked with an * are shipping as x-grade (preproduction) material at the time of this printing.
2. These parts are packaged in a 452 -lead Ceramic Ball Grid Array Package (CBGA).
3. Military and Industrial temperature SMD parts, in the same package are in development.



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    NOTES
    ${ }^{1}$ LINK PORTS 0 and 5 are connected internally as described earlier in Link Port I/O.
    ${ }^{2}$ Three-statable only in EPROM boot mode (when BMS is an output).

[^2]:    NOTES
    ${ }^{1}$ LACK will go low with $t_{\text {DLALC }}$ relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receiver's link buffer is not about to fill.
    ${ }^{2}$ Only required for interrupt recognition in the current cycle.

