



LC<sup>2</sup>MOS  
Voltage Output 12-Bit MDAC

ANALOG DEVICES INC

65E D

AD7845

1.1 Scope.

This specification covers the detail requirements for a monolithic voltage output 12-bit multiplying digital-to-analog converter with a parallel loading structure.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number <sup>1</sup>
-1	AD7845S(X)/883B
-2	AD7845T(X)/883B

NOTE

<sup>1</sup>To complete the part number substitute the package identifier as shown in paragraph 1.2.3.

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-24	24-Pin Cerdip, 0.3" Width
E	E-28	28-Contact LCC

1.3 Absolute Maximum Ratings. (T<sub>A</sub>=+25°C unless otherwise noted)

V <sub>DD</sub> to DGND	.....	-0.3 V, +17 V
V <sub>SS</sub> to DGND	.....	+0.3 V, -17 V
V <sub>REF</sub> to AGND	.....	±25 V
V <sub>RFB</sub> to AGND	.....	±25 V
V <sub>RA</sub> to AGND	.....	±25 V
V <sub>RB</sub> to AGND	.....	±25 V
V <sub>RC</sub> to AGND	.....	±25 V
V <sub>OUT</sub> to AGND <sup>1</sup>	.....	V <sub>DD</sub> +0.3, V <sub>SS</sub> -0.3 V
AGND to DGND	.....	-0.3 V, V <sub>DD</sub>
Digital Input Voltage to DGND	.....	-0.3 V to V <sub>DD</sub> +0.3 V
Power Dissipation (Any Package)		
Up to +75°C	.....	650 mW
Derates above +75°C	.....	10 mW/°C
Operating Temperature Range	.....	-55°C to +125°C

NOTE

<sup>1</sup>V<sub>OUT</sub> may be shorted to AGND provided that the power dissipation of the package is not exceeded.

1.3.1 Recommended Operating Conditions.

V<sub>DD</sub> = +15 V ±5%, V<sub>SS</sub> = -15 V ±5%, V<sub>REF</sub> = +10 V, AGND = DGND = 0 V, V<sub>OUT</sub> connected to R<sub>Fb</sub>, V<sub>OUT</sub> load = 2 kΩ, and 100 pF.

8  
DIGITAL-TO-ANALOG CONVERTERS

# AD7845—SPECIFICATIONS

0816800 0040802 73T ANA

Table 1.

Test	Symbol	Device	Limits		Sub Group	Test Condition <sup>1</sup>	Units
			Min	Max			
Resolution	RES	-1, 2	12		1, 2, 3		Bits
Relative Accuracy	RA	-1, 2	-1	+1	1	1 LSB = V <sub>REF</sub> = 2.4 mV	LSB
		-1	-2	+2	2, 3		
		-2	-1	+1	2, 3		
		-2	-0.5	+0.5	4		
Differential Nonlinearity	DNL	-1, 2	-1	+1	1, 2, 3	All Devices Type Are Guaranteed Monotonic over Temperature	LSB
Zero Code Offset Error	Z <sub>B</sub>	-1, 2	-2	+2	1		mV
		-1	-5	+5	2, 3		
		-2	-4	+4	2, 3		
		-2	-1	+1	4		
Gain Error	A <sub>B</sub>	-1	-6	+6	1, 2, 3	R <sub>FB</sub> , V <sub>OUT</sub> Connected	LSB
		-2	-3	+3	1, 2, 3		
		-1	-9	+9	1, 2, 3	R <sub>C</sub> , V <sub>OUT</sub> Connected V <sub>REF</sub> = +5 V	
		-2	-6	+6	1, 2, 3		
		-1	-9	+9	1, 2, 3	R <sub>B</sub> , V <sub>OUT</sub> Connected V <sub>REF</sub> = +5 V	
		-2	-6	+6	1, 2, 3		
		-1	-10	+10	1, 2, 3	R <sub>A</sub> , V <sub>OUT</sub> Connected V <sub>REF</sub> = 2.5 V	
		-2	-8	+8	1, 2, 3		
Reference Input Resistance	R <sub>REFIN</sub>	-1, 2	8	16	1, 2, 3		kΩ
Application Resistor Matching	R <sub>MATCH RATIO</sub>	-1, 2	0.5		1, 2, 3	Matching Between R <sub>A</sub> , R <sub>B</sub> , R <sub>C</sub>	%
Digital Input High Voltage	V <sub>INH</sub>	-1, 2	2.4		1, 2, 3		V
Digital Input Low Voltage	V <sub>INL</sub>	-1, 2	0.8		1, 2, 3		V
Digital Input Current	I <sub>IN</sub>	-1, 2	-1	+1	1, 2, 3	Digital Inputs at 0 V and V <sub>DD</sub>	μA
Digital Input Capacitance	C <sub>IN</sub>	-1, 2	7		13 <sup>3</sup> , 14 <sup>3</sup> , 15 <sup>3</sup>		pF
Power Supply Current	I <sub>DD</sub>	-1, 2	10		1, 2, 3	V <sub>OUT</sub> Unloaded	mA
	I <sub>SS</sub>	-1, 2	4		1, 2, 3		
Power Supply Rejection Gain/ΔV <sub>DD</sub>	A/ΔV <sub>DD</sub>	-1, 2	-0.2	+0.2	1, 2, 3	V <sub>DD</sub> = 15 V ±5%, V <sub>REF</sub> = -10 V	%/%
	A/ΔV <sub>SS</sub>	-1, 2	-0.2	+0.2	1, 2, 3	V <sub>SS</sub> = -15 V ±5%	%/%
Output Voltage Settling Time	t <sub>SL</sub>	-1, 2	5		13, 14, 15	To 0.01% of FSR	μs
Open Loop Gain <sup>2</sup>		-1, 2	85		13, 14, 15		dB
Output Voltage Swing		-1, 2	-10	+10	13, 14, 15	R <sub>L</sub> = 2 kΩ, C <sub>L</sub> = 100 pF	V
Chip Select to Write Setup Time	t <sub>CS</sub>	-1, 2	100		9	See Timing Diagram	ns
			140		10 <sup>3</sup> , 11 <sup>3</sup>		
Chip Select to Write Hold Time	t <sub>CH</sub>	-1, 2	0		9, 10, 11		ns
Write Pulse Width	t <sub>WR</sub>	-1, 2	100		9		ns
			140		10, 11		
Data Setup Time	t <sub>DS</sub>	-1, 2	100		9		ns
			120		10, 11		
Data Hold Time	t <sub>DH</sub>	-1, 2	20		9, 10, 11		ns

NOTES


<sup>1</sup>-55°C to +125°C.

<sup>2</sup>V<sub>OUT</sub>, R<sub>FB</sub> not connect. V<sub>OUT</sub> = ±10 V, R<sub>L</sub> = 2 kΩ. Parameters in subgroups 13, 14, 15 are characterized at initial design and after any subsequent redesigns.


<sup>3</sup>Subgroups 10, 11, 13, 14, 15 are characterized at initial design and after subsequent design changes and are not production tested.

**ANALOG DEVICES INC**


**3.2.1 Functional Block Diagram and Terminal Assignments.**




**DIP**



**LCC**



\*NC = NO CONNECT



**NOTES**

1. All INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% to 90% of +5V.  $t_r = t_f = 20\text{ns}$ .
2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{IH} + V_L}{2}$


*Timing Diagram*

**3.2.4 Microcircuit Technology Group.**

This microcircuit is covered by technology group (80).

### 4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).




NOTE  
THIS CIRCUIT APPLIES TO BOARDS BUILT AFTER MAY, 1985.

AD7845 Edge Connections

STATIC BURN-IN CONDITIONS  
APPLY VOLTAGES IN THE FOLLOWING SEQUENCE:

1.  $V_{SS}$  -15V (V2)
2.  $V_{DD}$  +15V (V5)
3.  $V_{REF}$  -10 V (V4)
4. ENABLE GND (V1)
5. DATA +15 V



AD7845 Edge Connections

DYNAMIC BURN-IN CONDITIONS  
APPLY VOLTAGES IN THE FOLLOWING SEQUENCE:

1.  $V_{SS}$  -15V (V2)
2.  $V_{DD}$  +15V (V5)
3.  $V_{REF}$  -10 V (V4)
4. ENABLE GND (V1)
5. DATA 0 To +15 V @ 1kHz, CONTINUOUS