FAIRCHILD

SEMICONDUCTOR ™

74F413

64 x 4 First-In First-Out Buffer Memory with Parallel I/O

General Description

The 'F413 is an expandable fall-through type high-speed First-In First-Out (FIFO) buffer memory organized as 64 words by four bits. The 4-bit input and output registers record and transmit, respectively, asynchronous data in parallel form. Control pins on the input and output allow for hand-shaking and expansion. The 4-bit wide, 62-bit deep fall-through stack has self-contained control logic.

Features

- Separate input and output clocks
- Parallel input and output
- Expandable without external logic
- 15 MHz data rate
- Supply current 160 mA max
- Available in SOIC, (300 mil only)

Ordering Code:

Commercial	Military	Package Number	Package Description
74F413PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F413DM (Note 1)	J16A	16-Lead Ceramic Dual-In-Line

Note 1: Military grade device with environmental and burn-in processing. Use suffix = DMQB.

Logic Symbol

DS009541-1

Connection Diagram

Pin Assignment for DIP

DS009541-2

Unit Loading/Fan Out

| Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
D_0–D_3	Data Inputs	1.0/0.667	20 µA/–0.4 mA
O_0–O_3	Data Outputs	50/13.3	–1 mA/8 mA
IR	Input Ready	1.0/0.667	20 µA/–0.4 mA
SI	Shift In	1.0/0.667	20 µA/–0.4 mA
SO	Shift Out	1.0/0.667	20 µA/–0.4 mA
OR	Output Ready	1.0/0.667	20 µA/–0.4 mA
$\overline{MR}$	Master Reset	1.0/0.667	20 µA/–0.4 mA

Functional Description

Data Input— Data is entered into the FIFO on D_0–D_3 inputs. To enter data the Input Ready (IR) should be HIGH, indicating that the first location is ready to accept data. Data then present at the four data inputs is entered into the first location when the Shift In (SI) is brought HIGH. An SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. If the memory is full, IR will remain LOW.

Data Transfer— Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. The t_{PT} parameter defines the time required for the first data to travel from input to the output of a previously empty device.

Data Output— Data is read from the O_0–O_3 outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW, the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW, and O_0–O_3 remains as before, i.e., data does not change if FIFO is empty.

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least t_{PT}) or completely empty (Output Ready stays LOW for at least t_{PT}).

Block Diagram

DS009541-4

2

Absolute Maximum Ratings (Note 2)

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
Plastic	−55°C to +150°C
V_{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 3)	−0.5V to +7.0V
Input Current (Note 3)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V_{CC} = 0V)	
Standard Output	−0.5V to V_{CC}
3-STATE Output	−0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	−55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	V_{CC}	Conditions
			Min	Typ	Max			
V_{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage				−1.5	V	Min	I_{IN} = −18 mA
V_{OH}	Output HIGH	54F 10% V_{CC}	2.4					I_{OH} = −1 mA
	Voltage	74F 10% V_{CC}	2.4			V	Min	I_{OH} = −1 mA
		74F 5% V_{CC}	2.7					I_{OH} = −1 mA
V_{OL}	Output LOW	54F 10% V_{CC}			0.5	V	Min	I_{OL} = 8 mA
	Voltage	74F 10% V_{CC}			0.5			I_{OL} = 8 mA
I_{IH}	Input HIGH	54F			20.0	µA	Max	V_{IN} = 2.7V
	Current	74F			5.0			
I_{BVI}	Input HIGH Current	54F			100	µA	Max	V_{IN} = 7.0V
	Breakdown Test	74F			7.0			
I_{CEX}	Output HIGH	54F			250	µA	Max	V_{OUT} = V_{CC}
	Leakage Current	74F			50			
V_{ID}	Input Leakage	74F	4.75			V	0.0	I_{ID} = 1.9 µA
	Test							All Other Pins Grounded
I_{OD}	Output Leakage	74F			3.75	µA	0.0	V_{IOD} = 150 mV
	Circuit Current							All Other Pins Grounded
I_{IL}	Input LOW Current				−0.4	mA	Max	V_{IN} = 0.5V
I_{OS}	Output Short-Circuit Current		−20		−130	mA	Max	V_{OUT} = 0V
I_{CCH}	Power Supply Current			115	160	mA	Max	V_O = HIGH

AC Electrical Characteristics

Symbol	Parameter	74F $T_A = +25°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF			54F $T_A, V_{CC} = Mil$ $C_L = 50$ pF		74F $T_A, V_{CC} = Com$ $C_L = 50$ pF		Units
		Min	Typ	Max	Min	Max	Min	Max	
f_{max}	Shift In Rate	10			8.0		10		MHz
f_{max}	Shift Out Rate	10			8.0		10		MHz
t_{PLH}	Propagation Delay	1.5		44.0	1.5	50.0	1.5	48.0	ns
t_{PHL}	Shift In to IR	1.5		31.0	1.5	37.0	1.5	35.0	
t_{PLH}	Propagation Delay	1.5		52.0	1.5	57.0	1.5	55.0	ns
t_{PHL}	Shift Out to OR	1.5		31.0	1.5	37.0	1.5	35.0	
t_{PLH}	Propagation Delay	1.5		46.0	1.5	52.0	1.5	50.0	ns
t_{PHL}	Output Data Delay	1.5		34.0	1.5	39.0	1.5	37.0	
t_{PLH}	Propagation Delay Master Reset to IR	1.5		27.0	1.5	33.0	1.5	31.0	ns
t_{PLH}	Propagation Delay Master Reset to OR	1.5		30.0	1.5	34.0	1.5	32.0	ns

AC Operating Requirements

| Symbol	Parameter	74F $T_A = +25°C$ $V_{CC} = +5.0V$		54F $T_A, V_{CC} = Mil$		74F $T_A, V_{CC} = Com$		Units
		Min	Max	Min	Max	Min	Max	
$t_s(H)$	Setup Time, HIGH or LOW	1.0		1.0		1.0		
$t_s(L)$	D_n to SI	1.0		1.0		1.0		ns
$t_h(H)$	Hold Time, HIGH or LOW	10.0		10.0		10.0		
$t_h(L)$	D_n to SI	10.0		10.0		10.0		
$t_w(H)$	Shift In Pulse Width	5.0		5.0		5.0		
$t_w(L)$	HIGH or LOW	10.0		10.0		10.0		ns
$t_w(H)$	Shift Out Pulse Width	7.5		8.5		7.5		
$t_w(L)$	HIGH or LOW	10.0		10.0		10.0		ns
$t_w(H)$	Input Ready Pulse Width, HIGH	7.5		8.5		7.5		ns
$t_w(L)$	Output Ready Pulse Width, LOW	5.0		5.0		5.0		ns
$t_w(L)$	Master Reset Pulse Width, LOW	10.0		10.0		10.0		ns
t_{rec}	Recovery Time, MR to SI	32.0		35.0		35.0		ns
t_{PT}	Data Throughput Time		0.9		1.0		1.0	µs

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:

74F 413 P C X

Temperature Range Family
    74F = Commercial
    54F = Military

Device Type

Package Code
    P = Plastic DIP
    D = Ceramic DIP

Special Variations
    QB = Military grade device with
         environmental and burn-in
         processing

Temperature Range
    C = Commercial (0°C to +70°C)
    M = Military (−55°C to +125°C)

DS009541-5

Physical Dimensions inches (millimeters) unless otherwise noted

16-Lead Ceramic Dual-In-Line Package (D)
Package Number J16A

16-Lead (0.300" Wide) Molded Dual-In-Line Package (P)
Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-
VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-
CONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or sys-
   tems which, (a) are intended for surgical implant into
   the body, or (b) support or sustain life, and (c) whose
   failure to perform when properly used in accordance
   with instructions for use provided in the labeling, can
   be reasonably expected to result in a significant injury
   to the user.

2. A critical component in any component of a life support
   device or system whose failure to perform can be rea-
   sonably expected to cause the failure of the life support
   device or system, or to affect its safety or effectiveness.