National Semiconductor T-45-07-00


5497/DM7497 Synchronous Modulo-64 Bit Rate Multiplier

General Description

The '97 contains a synchronous 6-stage binary counter and six decoding gates that serve to gate the clock through to the output at a sub-multiple of the input frequency. The output pulse rate, relative to the clock frequency, is determined by signals applied to the Select (S0-S5) inputs. Both true and complement outputs are available, along with an enable input for each. A Count Enable input and a Terminal Count output are provided for cascading two or more packages. An asynchronous Master Reset input prevents counting and resets the counter.

Connection Diagram

Logic Symbol



Order Number 5497DMQB, 5497FMQB or DM7497N See NS Package Number J16A, N16E or W16A

Pin Names	Description
S0-S5	Rate Select Inputs
Ez	Oz Enable Input (Active LOW)
EY	O _Y Enable Input
CE	Count Enable Input (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
MR	Asynchronous Master Reset Input (Active HIGH)
Ōz	Gated Clock Output (Active LOW)
O _y TC	Complement Output (Active HIGH)
TC	Terminal Count Output (Active LOW)

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage 5.5V

Operating Free Air Temperature Range

54 DM74 -55°C to +125°C 0°C to +70°C

Storage Temperature Range -65°C to +150°C

T-45-07

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for acutual device operation.

Recommended Operating Conditions

Symbol	Parameter		5497			Units		
	i arameter	Min	Nom	Max	Min	Nom	Max	Oille
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			2			V
ViL	Low Level Input Voltage			0.8			0.8	٧
Гон	High Level Output Current		-	-0.4			-0.4	mA
loL	Low Level Output Current			16	Ì		16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (L)	Setup Time LOW, CE to CP Rising	25			25			ns
t _h (H)	Hold Time HIGH, CE to CP Rising	0			0			ns
t _h (L)	Hold Time LOW, CE to CP Falling	0			0			ns
t _₩ (H)	CP Pulse Width HIGH	20			20			ns
t _w (L)	CP Pulse Width LOW	20						ns
t _w (H)	MR Pulse Width HIGH	15			15			ns

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)


Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Unite
Vį	Input Clamp Voltage	$V_{CC} = Min, I_1 = -12 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max, V _{IL} = Max		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max, V _{IH} = Min		·	0.2	0.4	V
-	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
Ħ	High Level Input Current	V _{CC} = Max, V _I = 2.4V	DM74			40	μА
		Clock inputs	54			80	
Ι _Ι L	Low Level Input Current	V _{CC} = Max, V _I = 0.4V	DM74			-1.6	mA
		Clock Inputs	54			-3.2	
los	Short Circuit	V _{CC} = Max	54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	
lcc	Supply Current With Outputs High	V _{CC} = Max			120	mA	


Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

T-	45-	07
-----------	-----	----

		5497 DM7497					
Symbol	Parameter		: 15 pF : 400Ω	CL = RL =	Units		
		Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	25		25		MHz	
t _{PLH} t _{PHL}	Propagation Delay		18 23		18 23	ns	
t _{PLH} t _{PHL}	Propagation Delay Ez to O _Y		30 33		30 33	ns	
tpLH tpHL	Propagation Delay Ey to Oy		14 10		14 10	ns	
t _{PLH} t _{PHL}	Propagation Delay S _n to O _Y		23 23		23 23	ns	
t _{PLH} t _{PHL}	Propagation Delay S _n to Ō _Z		14 14		14 14	ns	
t _{PLH} t _{PHL}	Propagation Delay CP to O _Y		39 30		39 30	ns	
t _{PLH} t _{PHL}	Propagation Delay CP to Oz		18 26		18 26	ns	
t _{PLH} t _{PHL}	Propagation Delay CP to TC		35 33		30 33	ns	
t _{PLH} t _{PHL}	Propagation Delay CE to TC		25 21		20 21	ns	
^t PLH	Propagation Delay MR to O _Y		43		36	ns	
t _{PHL}	Propagation Delay MR to OZ		34		23	ns	

Timing Diagrams





Functional Description

The '97 contains six JK flip-flops connected as a synchronous modulo-64 binary counter. A LOW signal on the Count Enable ($\overline{\text{CE}}$) input permits counting, with all state changes initiated simultaneously by the rising edge of the clock. When the count reaches maximum (63), with all Qs HIGH, the Terminal Count ($\overline{\text{TC}}$) output will be LOW if $\overline{\text{CE}}$ is LOW. A HIGH signal on Master Reset (MR) resets the flip-flops and prevents counting, although output pulses can still occur if the clock is running, $\overline{\text{E}}_Z$ is LOW and S5 is HIGH.

The flip-flop outputs are decoded by a 6-wide AND-OR-IN-VERT gate. Each AND gate also contains the buffered and inverted CP and Z-enable (E_Z) functions, as well as one of the Select (S0-S5) inputs. The Z output, \overline{O}_Z is normally HIGH and goes LOW when CP and E_Z are LOW and any of the AND gates has its other inputs HIGH. The AND gates are enabled by the counter at different times and different rates relative to the clock. For example, the gate to which S5 is connected is enabled during every other clock perlod, assuming S5 is HIGH. Thus, during one complete cycle of the counter (64 clocks) the S5 gate is enabled 32 times and can therefore gate 32 clocks per cycle to the output. The S4 gate is enabled 18 times per cycle, the S3 gate 8 times per cycle, etc. The output pulse rate thus depends on the clock rate and which of the S0-S5 inputs is HIGH.

$$f_{out} = \frac{m}{64} \bullet f_{in}$$

Where: $m = S5 \cdot 2^5 + S4 \cdot 2^4 + S3 \cdot 2_3 + S2 \cdot 2^2 + S1 \cdot 2^1 + S0 \cdot 2^0$

Thus by appropriate choice of signals applied to the S0–S5 inputs, the output pulse rate can range from ${}^{1}/\!\!_{64}$ to ${}^{63}/\!\!_{64}$ of the clock rate, as suggested in Rate Select Table. There is no output pulse when the counter is in the "all ones" condition. When m is 1, 2, 4, 8, 16 or 32, the output pulses are evenly spaced, assuming that the clock frequency is constant. For any other value of m the output pulses are not evenly spaced, since the pulse train is formed by interleav-

ing pulses passed by two or more of the AND gates. The Pulse Pattern Table indicates the output pattern for several values of m. in each row, a one means that the \overline{O}_Z output will be HIGH during that entire clock period, while a zero means that \overline{O}_Z will be LOW when the clock is LOW in that period. The first column in the output field coincides with the "all zeroes" condition of the counter, while the last column represents the "all ones" condition. The pulse pattern for

"all zeroes" condition of the counter, while the last column represents the "all ones" condition. The pulse pattern for any particular value of m can be deduced by factoring it into the sum of appropriate powers of two (e.g. 19 = 16 + 2 + 1) and combining the pulses (i.e., the zeroes) shown for each for the relevant powers of two (e.g. for m = 16, 2 and 1).

The Y output O_Y is the complement of \overline{O}_Z and is thus normally LOW. A LOW signal on the Y-enable input, EY, disables O_Y . To expand the multiplier to 12-bit rate select, two packages can be cascaded as shown in Figure A. Both circuits operate from the basic clock, with the \overline{TC} output of the first acting to enable both counting and the output pulses of the second package. Thus the second counter advances at only 1/64 the rate of the first and a full cycle of the two counters combined requires 4096 clocks. Each rate select input of the first package has 64 times the weight of its counterpart in the second package.

$$f_{out} = \frac{m_1 + m_2}{64 \cdot 64} \cdot f_{in}$$

Where: $m_1 = S5 \cdot 2^{11} + S4 \cdot 2^{10} + S3 \cdot 2^9 + S2 \cdot 2^8 + S1 \cdot 2^7 + S0 \cdot 2^6$ (first package)

 $m_2 = S5 \cdot 2^5 + S4 \cdot 2^4 + S3 \cdot 2^3 + S2 \cdot 2_2 +$

 $1112 = 35 \cdot 25 + 34 \cdot 27 + 33 \cdot 25 + 32 \cdot 22 + 31 \cdot 21 + 30 \cdot 20$ (second package)

Combined output pulses are obtained in *Figure A* by letting the *Z* output of the first circuit act as the Y-enable function for the second, with the interleaved pulses obtained from the Y output of the second package being opposite in phase to the clock.




FIGURE A. Cascading for 12-Bit Rate Select

TL/F/9780-3

Functional Description (Continued)

T-45-07

Mode and Rate Select Table (Note 1)

Inputs							Clock Outputs					Notes		
MR	CE	Ēz	S 5	S4	S 3	S 2	S1	S0	Pulses	Eγ	Oy	Oz	TC	Notes
Н	х	н	.x.	Х	X	X	Х	Х	Х	Н	L	н	Н	2
L	L	L	L	. L	L	L.	L	L	64	Н	L	. H	1	3
L	L	L	L	L	L.	L	L	Н	64	Н	1	1	1	3
L	L	L	L	L	L	L	Н	L	64	Н	2	2	1	3
L	L	L	L	L	L.	н	L	L	64	Н	4	4	1	3
L	L	L	L	L	Н	L.	L	L	64	Н	8	8	1	3
L	L	L	L	Н	L	L	L	L	64	Н	16	16	1	3
L	L L	L	н	L	L	L	L	L	64	н	32	32	1	3
-		-	Н	Н	Н	Н	Н	Н	64	Н	63	62	1	3
L	L	L	H	Н	н	Н	Н	Н	64	L	Н	63	1	4
L.	L	L	L H	L.	L	L	L	L	64	Н	40	40	1	5

H = HiGH Voltage Level

L = LOW Voltage Level

X = immaterial

Note 1: Numerals indicate number of pulses per cycle.

Note 2: This is a simplified illustration of the clear function. GP and \overline{E}_Z also affect the logic level of O_Y and \overline{O}_Z . A LOW signal on E_Y will cause O_Y to remain HIGH.

Note 3: Each rate illustrated assumes S0-S5 are constant throughout the cycle; however, these illustrations in no way prohibit variablerate operation.

Note 4: E_Y is used to inhibit output Y.

Note 5: $f_{out} = m \cdot \frac{f_{in}}{64} = \frac{(32 + 8) f_{in}}{64} = \frac{40 f_{in}}{64} = 0.625 f_{in}$

Pulse Pattern Table

	1 dioo t dicorn rapic
m	Output Pulse Pattern at \overline{O}_Z
1	111111111111111111111111111111111111111
2	111111111111111111111111111111111111111
3	111111111111111111111111111111111111111
4	111111101111111111111111111111111111111
5	111111101111111111111111111111111111111
6	111111101111111011111111111111111111111
8	1110111111101111111011111110111111101111
10	111011111110111111110111111110111111111
12	111011101110111111111011101110111111110111011101111
14	1110111011101110111101110111011111111101110111011101110111011101111
16	101110111011101110111011101110111011101110111011101110111011
20	101110101011101110111010101011101110111010
24	1010101111010101110101011110101011110101
28	1010101010101011110101010101010111010101
32	0101010101

4-109

7