

MM74HC4316

Quad Analog Switch with Level Translator

General Description

The MM74HC4316 devices are digitally controlled analog switches implemented in advanced silicon-gate CMOS technology. These switches have low "ON" resistance and low "OFF" leakages. They are bidirectional switches, thus any analog input may be used as an output and vice-versa. Three supply pins are provided on the MM74HC4316 to implement a level translator which enables this circuit to operate with 0–6V logic levels and up to ± 6 V analog switch levels. The MM74HC4316 also has a common enable input in addition to each switch's control which when LOW will disable all switches to their OFF state. All analog inputs

and outputs and digital inputs are protected from electrostatic damage by diodes to V_{CC} and ground.

Features


- Typical switch enable time: 20 ns
- Wide analog input voltage range: ± 6 V
- Low "ON" resistance:
50 typ. ($V_{CC} - V_{EE} = 4.5$ V) 30 typ. ($V_{CC} - V_{EE} = 9$ V)
- Low quiescent current: 80 μ A maximum (74HC)
- Matched switch characteristics
- Individual switch controls plus a common enable

Ordering Code:


Order Number	Package Number	Package Description
MM74HC4316M	M16A	16-Lead Small Outline Integrated Package (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4316SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4316MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-1536, 4.4mm Wide
MM74HC4316N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Truth Table

Inputs		Switch
\overline{En}	CTL	I/O–O/I
H	X	"OFF"
L	L	"OFF"
L	H	"ON"

Absolute Maximum Ratings ^(Note 1)			Recommended Operating Conditions							
(Note 2)										
Supply Voltage (V_{CC})	-0.5 to +7.5V					Min	Max			
Supply Voltage (V_{EE})	+0.5 to -7.5V		Supply Voltage (V_{CC})	2	6	V				
DC Control Input Voltage (V_{IN})	-1.5 to V_{CC} +1.5V		Supply Voltage (V_{EE})	0	-6	V				
DC Switch I/O Voltage (V_{IO})	V_{EE} -0.5 to V_{CC} +0.5V		DC Input or Output Voltage							
Clamp Diode Current (I_{IK}, I_{OK})	±20 mA	(V_{IN}, V_{OUT})		0	V_{CC}	V				
DC Output Current, per pin (I_{OUT})	±25 mA	Operating Temperature Range (T_A)	-40	+85	°C					
DC V_{CC} or GND Current, per pin (I_{CC})	±50 mA	Input Rise or Fall Times								
Storage Temperature Range (T_{STG})	-65°C to +150°C	(t_r, t_f)	$V_{CC} = 2.0V$	1000	ns					
Power Dissipation (P_D)			$V_{CC} = 4.5V$	500	ns					
(Note 3)	600 mW		$V_{CC} = 6.0V$	400	ns					
S.O. Package only	500 mW		$V_{CC} = 12.0V$	250	ns					
Lead Temperature (T_L)										
(Soldering 10 seconds)	260°C									
Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.										
Note 2: Unless otherwise specified all voltages are referenced to ground.										
Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C.										
DC Electrical Characteristics ^(Note 4)										
Symbol	Parameter	Conditions	V_{EE}	V_{CC}	$T_A = 25^\circ C$		$T_A = -40 \text{ to } 85^\circ C$	$T_A = -55 \text{ to } 125^\circ C$	Units	
					Typ	Guaranteed Limits				
V_{IH}	Minimum HIGH Level Input Voltage			2.0V 4.5V 6.0V	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V	
	V_{IL}	Maximum LOW Level Input Voltage			2.0V 4.5V 6.0V	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V
		R_{ON}	Minimum "ON" Resistance (Note 5)	$V_{CTL} = V_{IH}, I_S = 2.0 \text{ mA}$ $V_{IS} = V_{CC} \text{ to } V_{EE}$ (Figure 1)	GND -4.5V -6.0V	4.5V 4.5V 6.0V	100 40 30	170 85 70	200 105 85	220 110 90
R_{ON}				$V_{CTL} = V_{IH}, I_S = 2.0 \text{ mA}$ $V_{IS} = V_{CC} \text{ or } V_{EE}$ (Figure 1)	GND -4.5V -6.0V	2.0V 4.5V 6.0V	100 40 20	180 80 40	215 100 60	240 120 80
	R_{ON}		Maximum "ON" Resistance Matching	$V_{CTL} = V_{IH}$ $V_{IS} = V_{CC} \text{ to } V_{EE}$	GND -4.5V -6.0V	4.5V 4.5V 6.0V	10 5 5	15 10 10	20 15 15	20 15 15
		I_{IN}	Maximum Control Input Current	$V_{IN} = V_{CC} \text{ or GND}$	GND	6.0V		±0.1	±1.0	±1.0
I_{IZ}		Maximum Switch "OFF" Leakage Current	$V_{OS} = V_{CC} \text{ or } V_{EE}$ $V_{IS} = V_{EE} \text{ or } V_{CC}$ $V_{CTL} = V_{IL}$ (Figure 2)	GND -6.0V	6.0V 6.0V		±60 ±100	±600 ±1000	±600 ±1000	nA nA
	I_{IZ}	Maximum Switch "ON" Leakage Current	$V_{IS} = V_{CC} \text{ to } V_{EE}$ $V_{CTL} = V_{IH}, V_{OS} = \text{OPEN}$ (Figure 3)	GND -6.0V	6.0V 6.0V		±40 ±60	±150 ±300	±150 ±300	nA nA
I_{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC} \text{ or GND}$ $I_{OUT} = 0 \mu A$	GND -6.0V	6.0V 6.0V		2.0 8.0	20 80	40 160	μA μA	
	Note 4: For a power supply of $5V \pm 10\%$ the worst case on resistances (R_{ON}) occurs for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at $V_{CC}=5.5V$ and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current occurs for CMOS at the higher voltage and so the 5.5V values should be used.									
Note 5: At supply voltages ($V_{CC}-V_{EE}$) approaching 2V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital only when using these supply voltages.										

AC Electrical Characteristics

$V_{CC} = 2.0V\text{--}6.0V$, $V_{EE} = 0V\text{--}6V$, $C_L = 50 \text{ pF}$ (unless otherwise specified)

Symbol	Parameter	Conditions	V_{EE}	V_{CC}	$T_A = +25^\circ\text{C}$		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		$T_A = -55^\circ\text{C to } +125^\circ\text{C}$		Units
					Typ	Guaranteed Limits					
t_{PHL} , t_{PLH}	Maximum Propagation Delay Switch In to Out		GND	2.0V	25	50	63		75		ns
			GND	4.5V	5	10	13		15		ns
			-4.5V	4.5V	4	8	12		14		ns
			-6.0V	6.0V	3	7	11		13		ns
t_{PZL} , t_{PZH}	Maximum Switch Turn "ON" Delay (Control)	$R_L = 1 \text{ k}\Omega$	GND	2.0V	30	165	206		250		ns
			GND	4.5V	20	35	43		53		ns
			-4.5V	4.5V	15	32	39		48		ns
			-6.0V	6.0V	14	30	37		45		ns
t_{PHZ} , t_{PLZ}	Maximum Switch Turn "OFF" Delay (Control)	$R_L = 1 \text{ k}\Omega$	GND	2.0V	45	250	312		375		ns
			GND	4.5V	25	50	63		75		ns
			-4.5V	4.5V	20	44	55		66		ns
			-6.0V	6.0V	20	44	55		66		ns
t_{PZL} , t_{PZH}	Maximum Switch Turn "ON" Delay (Enable)		GND	2.0V	35	205	256		308		ns
			GND	4.5V	20	41	52		62		ns
			-4.5V	4.5V	19	38	48		57		ns
			-6.0V	6.0V	18	36	45		54		ns
t_{PLZ} , t_{PHZ}	Maximum Switch Turn "OFF" Delay (Enable)		GND	2.0V	58	265	330		400		ns
			GND	4.5V	28	53	67		79		ns
			-4.5V	4.5V	23	47	59		70		ns
			-6.0V	6.0V	21	47	59		70		ns
f_{MAX}	Minimum Frequency Response (Figure 7) 20 log (V_{OS}/V_{IS}) = -3 dB	$R_L = 600\Omega$, $V_{IS} = 2V_{PP}$ at ($V_{CC}-V_{EE}/2$) (Note 6) (Note 7)	0V	4.5	40						MHz
			-4.5V	4.5V	100						MHz
	Control to Switch Feedthrough Noise (Figure 8)	$R_L = 600\Omega$, $F = 1 \text{ MHz}$ $C_L = 50 \text{ pF}$ (Note 7) (Note 8)	0V	4.5V	100						mV
			-4.5V	4.5V	250						mV
	Crosstalk Between any Two Switches (Figure 9)	$R_L = 600\Omega$, $F = 1 \text{ MHz}$	0V	4.5V	-52						dB
			-4.5V	4.5V	-50						dB
	Switch OFF Signal Feedthrough Isolation (Figure 10)	$R_L = 600\Omega$, $F = 1 \text{ MHz}$ $V_{CTL} = V_{IL}$ (Note 7) (Note 8)	0V	4.5V	-42						dB
			-4.5V	4.5V	-44						dB
THD	Sinewave Harmonic Distortion (Figure 11)	$R_L = 10 \text{ K}\Omega$, $C_L = 50 \text{ pF}$, $F = 1 \text{ kHz}$ $V_{IS} = 4V_{PP}$ $V_{IS} = 8V_{PP}$	0V	4.5V	0.013						%
			-4.5V	4.5V	0.008						%
C_{IN}	Maximum Control Input Capacitance				5						pF
C_{IN}	Maximum Switch Input Capacitance				35						pF
C_{IN}	Maximum Feedthrough Capacitance	$V_{CTL} = \text{GND}$			0.5						pF
C_{PD}	Power Dissipation Capacitance				15						pF

Note 6: Adjust 0 dBm for $F = 1 \text{ kHz}$ (Null R_L/Ron Attenuation).

Note 7: V_{IS} is centered at $V_{CC}-V_{EE}/2$.

Note 8: Adjust for 0 dBm.

AC Test Circuits and Switching Time Waveforms




FIGURE 1. "ON" Resistance




FIGURE 2. "OFF" Channel Leakage Current










FIGURE 3. "ON" Channel Leakage Current

FIGURE 4. t_{PHL} , t_{PLH} Propagation Delay Time Signal Input to Signal OutputFIGURE 5. t_{PZL} , t_{PLZ} Propagation Delay Time Control to Signal OutputFIGURE 6. t_{PZH} , t_{PHZ} Propagation Delay Time Control to Signal Output

AC Test Circuits and Switching Time Waveforms (Continued)




FIGURE 7. Frequency Response




FIGURE 8. Crosstalk: Control Input to Signal Output




FIGURE 9. : Crosstalk Between Any Two Switches




FIGURE 10. Switch OFF Signal Feedthrough Isolation






FIGURE 11. Sinewave Distortion

Typical Performance Characteristics


Typical "ON" Resistance



Typical Crosstalk Between Any Two Switches



Typical Frequency Response





Special Considerations

In certain applications the external load-resistor current may include both V_{CC} and signal line components. To avoid drawing V_{CC} current when switch current flows into



the analog switch input pins, the voltage drop across the switch must not exceed 0.6V (calculated from the ON resistance).

Physical Dimensions

inches (millimeters) unless otherwise noted




16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A




16-Lead small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC16**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com