SCBS002D - SEPTEMBER 1987 - REVISED APRIL 1994

 BiCMOS Process With TTL Inputs and Outputs 	DW OR NT PACKAGE (TOP VIEW)
 State-of-the-Art BiCMOS Design Significantly Reduces Standby Current 	\overline{OEA} $\begin{bmatrix} 1 & 24 \\ 2 & 23 \end{bmatrix}$ V_{CC} A1 $\begin{bmatrix} 2 & 23 \end{bmatrix}$ B1
 Flow-Through Pinout (All Inputs on Opposite Side From Outputs) 	A2 [] 3 22 [] B2 A3 [] 4 21 [] B3
• Functionally Equivalent to AMD Am29853	A4 🛛 5 20 🛛 B4
 High-Speed Bus Transceiver With Parity Generator/Checker 	A5 [] 6 19]] B5 A6 [] 7 18]] B6
 Parity-Error Flag With Open-Collector Output 	A7 [] 8 17 [] B7 <u>A8 [</u>] 9 16 [] B8 ERR [] 10 15 [] PARITY
Latch for Storage of the Parity-Error Flag	
 Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT) 	GND [12 13] LE

description

The SN74BCT29853 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the parity-error (ERR) output will indicate whether or not an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector parity-erro (\overline{ERR})r flag. \overline{ERR} can be either passed, sampled, stored, or cleared from the latch using the latch-enable (\overline{LE}) and clear (\overline{CLR}) control inputs. When both \overline{OEA} and \overline{OEB} are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition which gives the designer more system diagnostic capability. The SN74BCT29853 provides true logic.

The SN74BCT29853 is characterized for operation from 0°C to 70°C.

	FUNCTION TABLE										
		INPUTS OUTPUT AND I/O									
OEB	OEA	CLR	LE	Ai ∑ of H's	Bi† ∑ of H's	А	В	PARITY	ERR‡	FUNCTION	
L	Н	Х	Х	Odd Even	NA	NA	А	L H	NA	A data to B bus and generate parity	
н	L	Х	L	NA	Odd Even	В	NA	NA	H L	B data to A bus and check parity	
Н	L	Н	Н	NA	Х	Х	NA	NA	N-1	Store error flag	
Х	Х	L	Н	Х	Х	Х	NA	NA	Н	Clear error-flag register	
н	Н	H L X X	H H L L	X X L Odd H Even	х	Z	Z	Z	NC H H L	Isolation§ (parity check)	
L	L	Х	Х	Odd Even	NA	NA	А	H L	NA	A data to B bus and generate inverted parity	

NA = not applicable, NC = no change, X = don't care

[†]Summation of high-level inputs includes PARITY along with Bi inputs.

[‡]Output states shown assume the $\overline{\text{ERR}}$ output was previously high.

§ In this mode, the ERR output, when enabled, shows inverted parity of the A bus.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated


SCBS002D - SEPTEMBER 1987 - REVISED APRIL 1994

logic diagram (positive logic)





SCBS002D - SEPTEMBER 1987 - REVISED APRIL 1994



or point P.

error-flag waveforms

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V ₁	
Voltage applied to a disabled I/O port	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SCBS002D – SEPTEMBER 1987 – REVISED APRIL 1994

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
VOH	High-level output voltage ERR			2.4	V
ЮН	High-level output current			-24	mA
IOL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Т	EST CONDITIONS	MIN	TYP†	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	lı = –18 mA			-1.2	V
VOH			I _{OH} = -15 mA	2.4			N/
	All inputs/outputs except ERR	V _{CC} = 4.5 V	I _{OH} = -24 mA	2			V
IOH	ERR	V _{CC} = 4.5 V,	V _{OH} = 2.4 V			20	μΑ
VOL		V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.35	0.5	V
Ιį		V _{CC} = 5.5 V,	V _I = 5.5 V			0.1	mA
IIH‡		V _{CC} = 5.5 V,	V _I = 2.7 V			20	μΑ
. +	Data		<u> </u>			-0.2	
IIL‡	Control	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.75	mA
los§		V _{CC} = 5.5 V,	$V_{O} = 0$	-75		-250	mA
ICCL		V _{CC} = 5.5 V,	Outputs open		55	80	mA
ICCZ		V _{CC} = 5.5 V,	Outputs open		30	45	mA

[†] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

[‡] These parameters include off-state output current for I/O ports only.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
	Delas develos	LE low			
tw	Pulse duration	CLR low	10		ns
t _{su}	Setup time before $\overline{LE}\downarrow$	Bi and PARITY	18		ns
th	Hold time after $\overline{LE}\downarrow$	Bi and PARITY	8		ns



SCBS002D - SEPTEMBER 1987 - REVISED APRIL 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 1)

PARAMETER	FROM	TO	V _C T _A	C = 5 V, = 25°C		MIN	МАХ	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX			
^t PLH	A as D	DerA	1	5	7	1	10	
^t PHL	A or B	B or A	1	5	7	1	10	ns
^t PLH	٨		1.5	10	13	1.5	15	
^t PHL	A	PARITY	1.5	10	13	1.5	15	ns
^t PZH	OEA or OEB		2	13	16	2	20	ns
^t PZL	OEA OF OEB	A or B	2	13	16	2	20	
^t PHZ	OEA or OEB	A	2	13	16	2	20	ns
^t PLZ	OEA OF OEB	A or B	2	13	16	2	20	
^t PLH	CLR	ERR	1.5	11	14	1.5	15	
^t PHL	LE	EKK	1.5	5	7	1.5	9	ns
^t PLH	OEA		1.5	10	13	1.5	15	
^t PHL	UEA	PARITY	1.5	10	13	1.5	15	ns
^t PLH	Bi/PARITY	ERR	1.5	17	22	1.5	24	
^t PHL		ЕКК	1.5	10	13	1.5	16	ns

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN74BCT29853DW	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	0 to 70		
SN74BCT29853DWR	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	0 to 70		
SN74BCT29853NT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	0 to 70		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

NT (R-PDIP-T**) 24 pins shown

PLASTIC DUAL-IN-LINE PACKAGE



All integrations are in minimeters. Dimensioning and toil
 B. This drawing is subject to change without notice.

The 28 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated