

# 256-Kbit (32 K × 8) Static RAM

#### **Features**

- Temperature ranges
  □ -40 °C to 85 °C
- Pin and function compatible with CY7C199C
- High speed
  - $\Box$   $t_{AA}$  = 10 ns
- Low active power
  - $\square$  I<sub>CC</sub> = 80 mA at 10 ns
- Low CMOS standby power
  - $\square$  I<sub>SB2</sub> = 3 mA
- 2.0 V data retention
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed/power
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features
- Available in Pb-free 28-pin 300-Mil-wide molded small outline J-lead package (SOJ) and 28-pin thin small outline package (TSOP) I packages

### **Functional Description**


The CY7C199D is a high performance CMOS static RAM organized as 32,768 words by 8-bits. Easy memory expansion is provided by an active LOW chip enable  $(\overline{\text{CE}})$ , an active LOW output enable  $(\overline{\text{OE}})$  and tri-state drivers. This device has an automatic power-down feature, reducing the power consumption when deselected. The input and output pins (I/O $_0$  through I/O $_7$ ) are placed in a high impedance state when the device is deselected  $(\overline{\text{CE}}$  HIGH), the outputs are disabled  $(\overline{\text{OE}}$  HIGH), or during a write operation  $(\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW).

Write to the device by taking chip enable  $(\overline{CE})$  and write enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins  $(I/O_0$  through I/O<sub>7</sub>) is then written into the location specified on the address pins  $(A_0$  through  $A_{14})$ .

Read from the device by taking chip enable  $(\overline{\text{CE}})$  and output enable  $(\overline{\text{OE}})$  LOW while forcing write enable  $(\overline{\text{WE}})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the I/O pins.

The CY7C199D device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

# **Logic Block Diagram**





# Contents

Pin Configurations	3
Selection Guide	
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	7
Switching Waveforms	
Truth Table	

Ordering Information	10
Ordering Code Definitions	10
Package Diagrams	
Acronyms	13
Document Conventions	
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	
PSoC® Solutions	15
	15
Cypress Developer Community	IC
Cypress Developer Community Technical Support	



# **Pin Configurations**

Figure 1. 28-pin SOJ pinout (Top View)





Figure 2. 28-pin TSOP I pinout (Top View)



### **Selection Guide**

Description	-10 (Industrial)	Unit
Maximum access time	10	ns
Maximum operating current	80	mA
Maximum CMOS standby current	3	mA



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Ambient temperature with

Supply voltage on

 $V_{CC}$  to relative GND <sup>[1]</sup> .....–0.5 V to +6.0 V

DC voltage applied to outputs

DC input voltage [1]	0.5 V to V <sub>CC</sub> + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage(per MIL-STD-883, method 3015)	> 2,001 V
Latch-up current	> 140 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	Speed
Industrial	–40 °C to +85 °C	5 V $\pm$ 0.5 V	10 ns

# **Electrical Characteristics**

Over the operating range

Doromotor	Description	Test Conditions		CY7C1	199D-10	Unit
Parameter	Description			Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -4.0 mA		2.4	-	V
		I <sub>OH</sub> = -0.1mA		-	3.4 <sup>[2]</sup>	
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 8.0 mA		_	0.4	V
V <sub>IH</sub>	Input HIGH voltage [1]			2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage [1]					V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$	$GND \le V_1 \le V_{CC}$			μA
I <sub>OZ</sub>	Output leakage current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , output disab	led	-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	V <sub>CC</sub> = V <sub>CC(max)</sub> , I <sub>OUT</sub> = 0 mA,	100 MHz	_	80	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{max} = 1/t_{RC}$	83 MHz	_	72	mA
		ax	66 MHz	_	58	mA
			40 MHz	_	37	mA
I <sub>SB1</sub>	Automatic CE power-down current — TTL Inputs	$V_{CC} = V_{CC(max)}, \overline{CE} \ge V_{IH},$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}, f = f_{max}$		_	10	mA
I <sub>SB2</sub>	Automatic CE power-down current — CMOS Inputs	$V_{CC} = V_{CC(max)}, \overline{CE} \ge V_{CC} - 0.$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3$	3 V, V, f = 0	_	3	mA

Document Number: 38-05471 Rev. \*J

V<sub>IL.(min)</sub> = -2.0 V and V<sub>IH.(max)</sub> = V<sub>CC</sub> + 1 V for pulse durations of less than 5 ns.
 Please note that the maximum V<sub>OH</sub> limit does not exceed minimum CMOS V<sub>IH</sub> of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.



# Capacitance

Parameter [3]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , $f = 1 \text{MHz}$ , $V_{CC} = 5.0 \text{V}$	8	pF
C <sub>OUT</sub>	Output capacitance		8	pF


### **Thermal Resistance**


Parameter [3]	rameter [3] Description Test Conditions		28-pin SOJ	28-pin TSOP I	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.16	54.65	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		40.84	21.49	°C/W

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms [4]







- Tested initially and after any design or process changes that may affect these parameters.
   AC characteristics (except high Z) are tested using the load conditions shown in Figure 3 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 3 (c).




### **Data Retention Characteristics**

Over the operating range

Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		2.0	_	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V}, \ V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	_	3	mA
t <sub>CDR</sub> <sup>[5]</sup>	Chip deselect to data retention time		0	_	ns
t <sub>R</sub> <sup>[6]</sup>	Operation recovery time		15	_	ns

## **Data Retention Waveform**

Figure 4. Data Retention Waveform



- 5. Tested initially and after any design or process changes that may affect these parameters.
   6. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 50 μs or stable at V<sub>CC(min)</sub> ≥ 50 μs.



# **Switching Characteristics**

Over the operating range

[7]		CY7C1	199D-10	
Parameter [7]	Description	Min	Max	Unit
Read Cycle				
t <sub>power</sub> [8]	V <sub>CC(typical)</sub> to the first access	100	_	μS
t <sub>RC</sub>	Read cycle time	10	_	ns
t <sub>AA</sub>	Address to data valid	_	10	ns
t <sub>OHA</sub>	Data hold from address change	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	10	ns
t <sub>DOE</sub>	OE LOW to data valid	_	5	ns
t <sub>LZOE</sub> [9]	OE LOW to low Z	0	_	ns
t <sub>HZOE</sub> [9, 10]	OE HIGH to high Z	_	5	ns
t <sub>LZCE</sub> [9]	CE LOW to low Z	3	_	ns
t <sub>HZCE</sub> [9, 10]	CE HIGH to high Z	_	5	ns
t <sub>PU</sub> <sup>[11]</sup>	CE LOW to power-up	0	_	ns
t <sub>PD</sub> [11]	CE HIGH to power-down	_	10	ns
Write Cycle [1	2, 13]	1	•	
t <sub>WC</sub>	Write cycle time	10	_	ns
t <sub>SCE</sub>	CE LOW to write end	7	_	ns
t <sub>AW</sub>	Address setup to write end	7	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	7	_	ns
t <sub>SD</sub>	Data setup to write end	6	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub> <sup>[9]</sup>	WE LOW to high Z	_	5	ns
t <sub>LZWE</sub> [9, 10]	WE HIGH to low Z	3	_	ns

<sup>Notes
7. Test conditions assume signal transition time of 3 ns or less for all speeds, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> and 30-pF load capacitance.
8. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.
9. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
10. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of Figure 3 on page 5. Transition is measured ±200 mV from steady-state voltage.
11. This parameter is guaranteed by design and is not tested.
12. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
13. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.</sup> 



# **Switching Waveforms**

Figure 5. Read Cycle No. 1: Address Transition Controlled [14, 15]





Figure 6. Read Cycle No. 2 OE Controlled [15, 16]



<sup>14.</sup> Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{\parallel L}$ .

15.  $\overline{WE}$  is HIGH for read cycle.

16. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.



# Switching Waveforms (continued)

Figure 7. Write Cycle No. 1:  $\overline{\text{CE}}$  Controlled [17, 18, 19]





Figure 8. Write Cycle No. 3 WE Controlled, OE LOW [19, 20]



<sup>17.</sup> The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

18. Data I/O is high impedance if  $\overline{OE} = V_{IJ}$ .

19. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

20. The minimum write cycle time for Write Cycle No. 3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .

21. During this period the I/Os are in the output state and input signals should not be applied.



### **Truth Table**

CE	WE	Œ	Inputs/Outputs	Mode	Power
Н	X	X	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data out	Read	Active (I <sub>CC</sub> )
L	L	X	Data in	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Deselect, output disabled	Active (I <sub>CC</sub> )

# **Ordering Information**


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a> or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C199D-10VXI	51-85031	28-pin (300-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C199D-10ZXI	51-85071	28-pin TSOP Type I (Pb-free)	

Please contact your local Cypress sales representative for availability of these parts.

### **Ordering Code Definitions**





# **Package Diagrams**

Figure 9. 28-pin SOJ (300 Mils) V28.3 (Molded SOJ V21) Package Outline, 51-85031

#### NDTE :

0.050 TYP.

1. JEDEC STD REF MO088

3. DIMENSIONS IN INCHES MIN.

- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE

0.004

0.120 0.140

0.025 MIN.


51-85031 \*E

0.007 0.013



# Package Diagrams (continued)

Figure 10. 28-pin TSOP Type 1 (8 × 13.4 × 1.2 mm) Z28 (Standard) Package Outline, 51-85071



51-85071 \*I



# Acronyms

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
SOJ	Small Outline J-lead			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
TTL	Transistor-Transistor Logic			
WE	Write Enable			

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
μA	microampere			
μs	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	201560	SWI	See ECN	Advance Information datasheet for C9 IPP
*A	233728	RKF	See ECN	DC parameters modified as per EROS (Spec # 01-02165) Pb-free Offering in Ordering Information
*B	262950	RKF	See ECN	Removed 28-LCC Pinout and Package Diagrams Added Data Retention Characteristics table Added T <sub>power</sub> Spec in Switching Characteristics table Shaded Ordering Information
*C	307594	RKF	See ECN	Reduced Speed bins to -10, -12 and -15 ns
*D	820660	VKN	See ECN	Converted from Preliminary to Final Removed 12 ns and 15 ns speed bin Removed Commercial Operating range Removed "L" part Removed 28-pin PDIP and 28-pin SOIC package Changed Overshoot spec from V <sub>CC</sub> +2V to V <sub>CC</sub> +1V in footnote #2 Changed I <sub>CC</sub> spec from 60 mA to 80 mA for 100 MHz speed bin Added I <sub>CC</sub> specs for 83 MHz, 66 MHz and 40 MHz speed bins Updated Thermal Resistance table Updated Ordering Information Table
*E	2745093	VKN	See ECN	Included 28-Pin SOIC package Changed V <sub>IH</sub> level from 2.0V to 2.2V For Industrial grade, changed t <sub>SD</sub> from 5 ns to 6 ns, and t <sub>HZWE</sub> from 6 ns to 5 n Included Automotive-E information
*F	2897087	AJU	03/22/10	Removed obsolete parts from ordering information table Updated package diagrams
*G	3023234	RAME	09/06/2010	Added Auto-E SOIC package related info Changed TDOE spec from 10 ns to 11 ns in CY7C199D-25. Added Ordering Code Definitions. Added Acronyms and Units of Measure.
*H	3130763	PRAS	01/07/11	Dislodged Automotive information to a new datasheet (001-65530)
*	3271782	PRAS	06/02/2011	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM Syster Guidelines."). Updated Package Diagrams. Updated in new template.
*J	4033580	MEMJ	06/19/2013	Updated Functional Description.  Updated Electrical Characteristics. Added one more Test Condition "I <sub>OH</sub> = -0.1 mA" for V <sub>OH</sub> parameter and adde maximum value corresponding to that Test Condition. Added Note 2 and referred the same note in maximum value for V <sub>OH</sub> parameter corresponding to Test Condition "I <sub>OH</sub> = -0.1 mA".  Updated Package Diagrams:



# Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.