Am29C117

16-Bit CMOS Microprocessor

Am29C117

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- High-Speed Microprocessor
 - Am29C117-2 supports up to 65 ns microcycle times.
- Very Low Power
- Optimized for High-Performance Controllers
 - The architecture is optimized for controllers providing an excellent solution for applications requiring bitmanipulation power.
- Flow-Through Architecture
 - Separate input and output ports avoid bus turnaround for higher throughput.
- Instruction Set is identical to the Am29C116
 - The Am29C117 has an identical architecture and instruction set with the exception of the two-port I/O structure and the additional Two-Address Immediate
- 16-Bit Barrel Shifter
- 32 Working Registers
- 68-Lead Pin Grid Array and Plastic Leaded Chip Carrier


GENERAL DESCRIPTION

The Am29C117 is a microprogrammable 16-bit CMOS microprocessor whose architecture and instruction set are identical to the Am29C116's except for the I/O bus structure. Since the device has separate input and output ports, designers can avoid quick bus turnaround requirements.

The architecture and instruction set are not only optimized for high-performance peripheral controllers, but also suitable for microprogrammed processor applications when combined with the Am29C517A 16 x 16 Multiplier.

The instruction set contains unique functions besides ordinary logic and arithmetic functions: bit manipulation instructions (set, reset and test), rotate merge/compare instructions, prioritize instruction, and CRC instruction.

BLOCK DIAGRAM



Issue Date: September 1988

RELATED AMD PRODUCTS

Part No.	Description
Am29027	Arithmetic Accelerator
Am2910A	Microprogram Controller
Am29C10A	CMOS 12-Bit Sequencer
Am29C111	CMOS 16-Bit Microsequencer
Am29114	8-Level Real-Time Interrupt Controller
Am29116	16-Bit Bipolar Microprocessor
Am29C116/-1/-2	16-Bit CMOS Microprocessors
Am29117	2-Port 16-Bit Microprocessor
Am29118	8-Bit Am29C116 I/O Support
Am29130	16-Bit Barrel Shifter
Am2914	Vectored Priority Interrupt Controller
Am29PL141	64 x 32 Field-Programmable Controller
Am29CPL141	CMOS 64 Word Field-Programmable Controller
Am29LPL141	Low-Power Version of Am29PL141
Am29PL142	128 x 32 Field-Programmable Controller
Am29C323	CMOS 32-Bit Parallel Multiplier
Am29325	32-Bit Floating-Point Processor
Am29C325	CMOS 32-Bit Floating-Point Processor
Am29C327	CMOS Double-Precision Floating-Point Processor
Am29331	16-Bit Microprogram Sequencer
Am29C331	CMOS 16-Bit Microsequencer
Am29334	Four-Port Dual-Access Register File
Am29C334	CMOS Four-Port Dual-Access Register File
Am29337	16-Bit Bounds Checker
Am29C516A	CMOS 16 x 16 Multiplier
Am29C517A	CMOS 2-Port 16 x 16 Multiplier
Am29540	Programmable FFT Address Sequencer


CONNECTION DIAGRAMS

PGA (Pins Facing Up)

	A	В	С	D	Ε	F	G	н	J	K	L
1 /	_	Υ1	NC	D ₅	Da	D1	D ₀	114	112	110	
2 1	′ 3	Y2	Y ₀	D ₆	D ₄	D ₂	1 ₁₅	t ₁₃	111	lg	l _B
3 Y	4	D ₇								17	16
4	Y6	Y5								I ₅	GND
5 6	Œγ	GND)							14	vcc
2 3 4 5 7 8 9 1	NC	Y7									12
7	/cco	Y8								ło	11
8	/ ₉	Y ₁₀								ĪĒN	СР
9 (DLE	GNE)							СТ	
10	Y ₁₁	Y ₁₂	Y ₁₃	Y ₁₅	D ₉	D ₁ ;	2 T2	D ₁ :	3 D ₁₅	T ₄	ΟEŢ
11									D D ₁₄		
•											070000

CD011680

LCC* Top View



CD009862

Note: Pin 1 is marked for orientation.

^{*}Also available in a 68-pin PLCC; pinout identical to LCC. VCC are power connections for the logic. VCCO are power connections for the output drivers.

PGA PIN DESIGNATIONS

(Sorted by Pin Number)


PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.	PIN NAME
A-2	Y ₃	B-9	GND	F-10	D ₁₂	K-4	l ₅
A-3	Y ₄	B-10	Y ₁₂	F-11	D ₁₁	K-5	14
A-4	Y ₆	B-11	D ₈	G-1	D ₀	K-6	lg
A-5	OE _Y	C-1	NC	G-2	l ₁₅	K-7	lo
A-6	NC	C-2	Y ₀	G-10	Т2	K-8	ĪĒN
A-7	V _{CC0}	C-10	Y ₁₃	G-11	Т1	K-9	СТ
A-8	Yg	C-11	Y ₁₄	H-1	114	K-10	T ₄
A-9	DLE	D-1	D ₅	H-2	l ₁₃	K-11	T ₃
A-10	Y ₁₁	D-2	D ₆	H-10	D ₁₃	L-2	l ₈
B-1	Y ₁	D-10	Y ₁₅	H-11	GND	L-3	16
B-2	Y ₂	D-11	NC	J-1	112	L-4	GND
B-3	D ₇	E-1	D ₃	J-2	l ₁₁	L-5	Vcc
B-4	Y ₅	E-2	D ₄	J-10	D ₁₅	L-6	l ₂
B-5	GND	E-10	D ₉	J-11	D ₁₄	L-7	l ₁
B-6	Y ₇	E-11	D ₁₀	K-1	l ₁₀	L-8	CP
B-7	Y ₈	F-1	D ₁	K-2	lg	L-9	SRE
B-8	Y ₁₀	F-2	D ₂	К-3	17	L-10	OE _T

(Sorted by Pin Name)


PIN NO.	PIN NAME						
L-8	СР	J-10	D ₁₅	J-2	l ₁₁	A-7	V _{CC0}
K-9	CT	A-9	DLE	J-1	I ₁₂	C-2	Y ₀
G-1	D ₀	B-5	GND	H-2	l ₁₃	B-1	Υ1
F-1	D ₁	L-4	GND	H-1	114	B-2	Y ₂
F-2	D ₂	B-9	GND	G-2	1 ₁₅	A-2	Y3
E-1	D ₃	H-11	GND	K-8	ĪĒN	A-3	Y ₄
E-2	D ₄	K-7	lo	C-1	NC	B-4	Y ₅
D-1	D ₅	L-7	11	D-11	NC	A-4	Υ ₆
D-2	D ₆	L-6	l ₂	A-6	NC	B-6	Υ ₇
B-3	D ₇	K-6	l ₃	L-10	OE _T	B-7	Y8
B-11	D ₈	K-5	14	A-5	OE _Y	A-8	Y ₉
E-10	D ₉	K-4	15	L-9	SRE	B-8	Y ₁₀
E-11	D ₁₀	L-3	16	G-11	T ₁	A-10	Y ₁₁
F-11	D ₁₁	K-3	17	G-10	T ₂	B-10	Y ₁₂
F-10	D ₁₂	L-2	l ₈	K-11	Т3	C-10	Y ₁₃
H-10	D ₁₃	K-2	lg	K-10	T ₄	C-11	Y ₁₄
J-11	D ₁₄	K-1	I ₁₀	L-5	Vcc	D-10	Y ₁₅

 V_{CC} are power connections for the logic. V_{CC0} are power connections for the output drivers.

LOGIC SYMBOL



METALLIZATION AND PAD LAYOUT




Die Size: 0.184" x 0.184" Component Count: 14,000

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid Co	ombinations
AM29C117	
AM29C117-1	GC, GCB, JC
AM29C117-2	

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable) c. Device Class
- d. Package Type
- e. Lead Finish



Valid Con	nbinations
AM29C117-1	/BUA, /BZC

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Do - D15 Data Input Lines (Input)

 D_0-D_{15} are used as external data inputs which allow data to be directly loaded into the 16-Bit Data Latch.

Yo - Y₁₅ Data Output Lines (Output)

When \overline{OE}_Y is HIGH, the 16-bit Y outputs are disabled (high impedance); having \overline{OE}_Y LOW allows the ALU data to be output on $Y_0 - Y_{15}$.

DLE Data Latch Enable (Input)

When DLE is HIGH, the 16-Bit Data Latch is transparent and is latched when DLE is LOW.

OEy Output Enable (Input)

When $\overline{\text{OE}}_{Y}$ is HIGH, the 16-bit Y outputs are disabled (high impedance); when $\overline{\text{OE}}_{Y}$ is LOW, the 16-bit Y outputs are enabled.

I₀-I₁₅ Instruction Inputs (Input)

Sixteen Instruction Inputs, used to select the operation to be performed in the Am29C117. Also used as data inputs while performing immediate instructions.

IEN Instruction Enable (Input)

When IEN is LOW, data can be written into RAM when the clock is LOW. The Accumulator can accept data during the LOW-to-HIGH transition of the clock. Having IEN LOW, the Status Register can be updated when SRE is LOW. With IEN HIGH, the conditional test output, CT, is disabled as a function of the instruction inputs.

SRE Status Register Enable (Input)

When SRE and IEN are both LOW, the Status Register is updated at the end of all instructions with the exception of

NO-OP, Save Status, and Test Status. Having either SRE or IEN HIGH will inhibit the Status Register from changing.

Clock Pulse (Input)

The clock input to the Am29C117. The RAM latch is transparent when the clock is HIGH. When the clock goes LOW, the RAM output is latched. Data is written into the RAM during the LOW period of the clock, provided $\overline{\text{IEN}}$ is LOW, and if the instruction being executed designates the RAM as the destination of operation. The Accumulator and Status Register will accept data on the LOW-to-HIGH transition of the clock if $\overline{\text{IEN}}$ is also LOW. The Instruction Latch becomes transparent when it exits an immediate instruction mode during a LOW-to-HIGH transition of the clock.

T₁-T₄ Test I/O Pins (input/Output)

Under the control of OE_T , the four lower status bits, Z, C, N, and OVR become outputs on T_1-T_4 , respectively, when OE_T goes HIGH. When OE_T is LOW, T_1-T_4 are used as inputs to generate the CT output.

OE_T Output Enable (Input)

When OE_T is LOW, 4-bit T outputs are disabled (high impedance); when OE_T is HIGH, the 4-bit T outputs are enabled.

CT Conditional Test (Output)

The condition code multiplexer selects one of the twelve condition code signals and places it on the CT output. A HIGH on the CT output indicates a passed condition and a LOW indicates a failed condition.

Suggestions for Power and Ground Pin Connections


The Am29C117 operates in an environment of fast signal rise times and substantial switching currents. Therefore, care must be exercised during circuit board design and layout, as with any high-performance component. The following is a suggested layout, but since systems vary widely in electrical configuration, an empirical evaluation of the intended layout is recommended.

The V_{CC0} pin, which carries output driver switching currents, tends to be electrically noisy. The V_{CC} pins, which supply the internal logic of the device, tend to produce less noise, and the circuits they supply may be adversely affected by noise spikes on the V_{CC} plane. For this reason, it is best to provide isolation between the V_{CC0} and V_{CC} pins, as well as independent decoupling for each; isolating the GND pins is not required.

Printed Circuit Board Layout Suggestions

- Use of a multilayer PC board with separate V_{CC}, GND, and signal planes is highly recommended.
- 2. The V_{CC0} and V_{CC} pins should be connected to the V_{CC} plane. The V_{CC0} pin should be isolated from the V_{CC} pins by means of a slot cut in the V_{CC} plane (see suggested layout diagram that follows). By physically separating the V_{CC0} and V_{CC} pins, coupled noise will be reduced.
- All GND pins should be connected directly to the ground plane.
- 4. The V_{CCO} pin should be decoupled to ground with a 0.1-μF ceramic capacitor and a 10-μF electrolytic capacitor, placed as closely to the Am29C117 as is practical. The V_{CC} pins should be decoupled to ground in a similar manner.
- A suggested layout is shown below:

Bottom View



- V_{CC} Plane Connection

Through Hole

 $C_1 = C_3 = 0.1 \, \mu F$

 $C_2 = C_4 = 10 \mu F$

07696B0-002A

CD011690

Suggested PC Board Layout

FUNCTIONAL DESCRIPTION Q 00.15 ACC ADDRESS 16-BIT LATCH MUX BARREL SHIFTER INSTA. DECODE STATUS REGISTER ALU PRIORITY TEST MUX 1,2 MUX Š BD001966 Figure 1. Detailed Block Diagram

Architecture of the Am29C117

The Am29C117 is a high-performance, microprogrammable 16-bit CMOS microprocessor.

As shown in the Detailed Block Diagram (Figure 1), the device consists of the following elements interconnected with 16-bit data paths.

- 32-Word by 16-Bit RAM
- Accumulator
- Data Latch
- Barrel Shifter
- Arithmetic Logic Unit (ALU)
- Priority Encoder
- Status Register
- Condition-Code Generator/Multiplexer
- Three-State Output Buffers
- Instruction Latch and Decoder

32-Word by 16-Bit RAM

The 32-Word by 16-Bit RAM is a single-port RAM with a 16-bit latch at its output. The latches are transparent when the clock input (CP) is HIGH and latched when the clock input is LOW. Data is written into the RAM while the clock is LOW if the IEN input is also LOW and if the instruction being executed defines the RAM as the destination of the operation. For byte instructions, only the lower 8 RAM bits are written into; for word instructions, all 16 bits are written into. With the use of an external multiplexer on five of the instruction inputs, it is possible to select separate read and write addresses for the same instruction.

Accumulator

The 16-bit Accumulator is an edge-triggered register. The Accumulator accepts data on the LOW-to-HIGH transition of the clock input if the IEN input is LOW and if the instruction being executed defines the Accumulator as the destination of the operation. For byte instructions, only the lower 8 bits of the Accumulator are written into; for word instructions, all 16 bits are written into.

Data Latch

The 16-bit Data Latch holds the data input to the Am29C117 on the D bus. The latch is transparent when the DLE input is HIGH and latched when the DLE input is LOW.

Barrel Shifter

A 16-bit Barrel Shifter is used as one of the ALU inputs. This permits rotating data from either the RAM, the Accumulator, or the Data Latch up to 15 positions. In the word mode, the Barrel Shifter rotates a 16-bit word; in the byte mode, it rotates only the lower 8 bits.

Arithmetic Logic Unit (ALU)

The Am29C117 contains a 16-bit ALU with full carry lookahead across all 16 bits in the arithmetic mode. The ALU is capable of operating on either one, two, or three operands, depending upon the instruction being executed. It has the ability to execute all conventional one- and two-operand operations, such as pass, complement, two's complement, add, subtract, AND, NAND, OR, NOR, EXOR, and EX-NOR. In addition, the ALU can also execute three-operand instructions such as Rotate and Merge, and Rotate and Compare with Mask. All ALU operations can be performed on either a word or byte basis; byte operations being performed on the lower eight bits only.

The ALU produces three status outputs, C (carry), N (negative), and OVR (overflow). The appropriate flags are generated at the byte or word level, depending upon whether the device is executing in the byte or word mode. The Z (zero) flag,

although not generated by the ALU, detects zero at both the byte and word level.

The carry input to the ALU is generated by the Carry Multiplexer, which can select an input of zero, one, or the stored carry bit from the Status Register, QC. Using QC as the carry input allows execution of multiprecision addition and subtractions.

Priority Encoder

The Priority Encoder produces a binary-weighted code to indicate the locations of the highest order ONE at its input. The input to the Priority Encoder is generated by the ALU which performs an AND operation on the operand to be prioritized and a mask. The mask determines which bit locations to eliminate from prioritization. In the word mode, if no bit is HIGH, the output is a binary zero. If bit 15 is HIGH, the output is a binary one. Bit 14 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 16 is produced.

In the byte mode, bits 8 through 15 do not participate. If none of bits 7 through 0 are HIGH, the output is a binary zero. If bit 7 is HIGH, a binary one is produced. Bit 6 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 8 is produced.

Status Register

The Status Register holds the 8-bit status word. With the Status-Register Enable (SRE) input LOW and the IEN input LOW, the Status Register is updated at the end of all instructions except NO-OP, Save-Status, and Test-Status instructions. SRE going HIGH or IEN going HIGH inhibits the Status Register from changing.

The lower four bits of the Status Register contain the ALU status bits of Zero (Z), Carry (C), Negative (N), and Overflow (OVR). The upper four bits contain a Link bit and three user-definable status bits (Flag1, Flag2, Flag3).

With SRE LOW and IEN LOW, the lower four status bits are updated after each instruction except those mentioned above: NO-OP, Save Status, Status Test, and the Status Set/Reset instruction for the upper four bits. Under the same conditions, the upper four status bits are changed only during their respective Status Set/Reset instructions and during Status Load instructions in the word mode. The Link-Status bit is also updated after each shift instruction.

The Status Register can be loaded from the internal Y-Bus, and can also be selected as a source for the internal Y-Bus. When the Status Register is loaded in the word mode, all 8 bits are updated; in the byte mode, only the lower 4 bits (Z, C, N, OVR) are updated.

When the Status Register is selected as a source in the word mode, all eight bits are loaded into the lower byte of the destination; the upper byte of the destination is loaded with all zeros. In the byte mode, the Status Register again loads into the lower byte of the destination, but the upper byte remains unchanged. This Store and Load combination allows saving and restoring the Status Register for interrupt and subroutine processing. The four lower status bits (Z, C, N, OVR) can be read directly via the bidirectional T-Bus. These four bits are available as outputs on the T_{1-4} outputs whenever OE_T is HIGH.

Condition-Code Generator/Multiplexer

The Condition-Code Generator/Multiplexer contains the logic necessary to develop the 12 condition-code test signals. The multiplexer portion can select one of these test signals and place it on the CT output for use by the microprogram sequencer. The Multiplexer may be addressed in two different ways. One way is through the Test Instruction. This instruction specifies the test condition to be placed in the CT output, but

does not allow an ALU operation at the same time. The second method uses the bidirectional T-Bus as an input. This requires extra bits in the microword, but provides the ability to simultaneously test and execute. The test instruction lines, $l_{0-4},\ have\ priority\ over\ T_{1-4}$ for testing status.

Three-State Output Buffers

There are two sets of Three-State Output Buffers in the Am29C117. One set controls the 16-bit Y-Bus. These outputs are enabled by placing a LOW on the $\overline{\text{OE}}_{Y}$ input.

The second set of Three-State Output Buffers controls the bidirectional 4-bit T-Bus and is enabled by placing a HIGH on the OE $_{T}$ input. This allows storing the four internal ALU status bits (Z, C, N, OVR) externally. A LOW OE $_{T}$ input forces the T outputs into the high-impedance state. External devices can then drive the T-Bus to select a test condition for the CT output.

Instruction Set

The instruction set of the Am29C117 is very powerful. In addition to the single- and two-operand logical and arithmetic instructions, the Am29C117 instruction set contains functions particularly useful in controller applications: bit set, bit reset, bit test, rotate and merge, rotate and compare, and cyclic-redundancy-check (CRC) generation. Complex instructions like Rotate and Merge, Rotate and Compare, and Prioritize are executed in a single mircocycle.

Three data types are supported by the Am29C117.

- Bit
- Byte
- Word (16-bit)

In the byte mode data is written into the lower half of the word and the upper half is unchanged. The special case is when the Status Register is specified as the destination. In the byte mode, the LSH (OVR, N, C, Z) of the Status Register is updated; and in the word mode, all eight bits of the Status Register are updated. The Status Register does not change for Save Status and Test Status instructions. In the Test

Instruction Latch and Decoder

The 16-bit Instruction Latch is normally transparent to allow decoding of the instruction inputs by the Instruction Decoder into the internal control signals for the Am29C117. All instructions except Immediate Instructions are executed in a single clock cycle.

Immediate instructions require two clock cycles for execution. During the first clock cycle, the Instruction Decoder recognizes that an immediate instruction is being specified and captures the data on the instruction inputs in the Instruction Latch. During the second clock cycle, the data on the instruction inputs is used as one of the operands for the function specified during the first clock cycle. At the end of the second clock cycle, the Instruction Latch is returned to its transparent state.

Status instructions the CT output has the result and the Y-Bus is undefined.

The Am29C117 Instruction Set can be divided into eleven types of instructions. These are:

- Single Operand
- Two Operand
- Single Bit Shift
- Rotate and Merge
 Bit Oriented
- Rotate by n Bits
- Rotate and Compare
- Prioritize
- Cyclic-Redundancy-Check
- Status
- No-Operation (NO-OP)

Each instruction type is arbitrarily divided into quadrants. Two of the sixteen instruction lines decode to four quadrants labeled from 0 to 3. The quadrants were defined mainly for convenience in classification of the instruction set and addressing modes, and can be used together with the opcodes to distinguish the instructions.

The following pages describe each of the instruction types in detail. Table 1 illustrates Operand Source-Destination Combinations for each instruction type.

TABLE 1. OPERAND SOURCE-DESTINATION COMBINATIONS

Instruction Type	Operand	Combinati	ons (Note 1)		
	Source	(R/S)	Destination		
Single Operand	A([D((Note 2) CC) DE) SE)	RAM ACC Y-Bus Status ACC and Status		
	(
	Source (R)	Source (S)	Destination		
Two Operand	RAM RAM D D ACC D	ACC I RAM ACC I	RAM ACC Y-Bus Status ACC and Status		
	Source	e (U)	Destination		
Single Bit Shift	AC AC I		RAM ACC Y-Bus RAM ACC Y-Bus		
	Source	(R/S)	Destination		
Bit Oriented	RA AC	CC	RAM ACC Y-Bus		
	Source	e (U)	Destination		
Rotate By n Bits	RA AC		RAM ACC Y-Bus		
	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)		
Rotate and Merge	D D D ACC RAM	RAM ACC 	ACC ACC RAM RAM RAM ACC		
	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)		
Rotate and Compare	D D D RAM	I ACC I	RAM RAM ACC		

Instruction Type	Operano	d Combination	ons (Note 1)		
	Source (R)	Mask (S)	Destination		
Prioritize (Note 3)	RAM ACC D	RAM ACC I 0	RAM ACC Y-Bus		
Cyclic- Redundancy-Check (CRC)	Data In QLINK	Destination RAM	Polynomial ACC		
		Bits Affect	ted		
Set Reset Status		OVR, N, C LINK Flag1 Flag2 Flag3), Z		
	Sou	ırce	Destination		
Store Status	Sta	itus	RAM ACC Y-Bus		
· · · · · · · · · · · · · · · · · · ·	Source (R)	Source (S)	Destination		
Status Load	ACC 0	ACC -	Status Status and ACC		
	D	est Condition	o (CT)		
Test Status		(N⊕OVR) - N⊕OVR Z OVR Low C Z + C N LINK Flag1 Flag2 Flag3	+ Z		
No Operation (NO-OP)		_			

- Notes: 1. When there is no dividing line between the R & S Operand or Source and Destination, the two must be used as a given pair. But where there exists such a separation, any combination of them is possible.
 - In the Single Operand Instruction, RAM cannot be used when both Accumulator (ACC) and Status are designated as a Destination.
 - 3. In the Prioritize Instruction, Operand and Mask must be different sources.

Single Operand Instructions

The Single Operand Instructions contain four indicators: Byte or Word mode, Opcode, Source, and Destination. They are further subdivided into two types. The first type uses RAM as a source or destination or both, and the second type does not use RAM as a source or destination. Both types have different instruction formats as shown below. Under the control of instruction inputs, the desired function is performed on the source and the result is either stored in the specified destination or placed on the Y-Bus, or both. For a special case where

B/W

SONR

Quad

8-bit to 16-bit conversion is needed, the Am29C117 is capable of extending sign bit (D(SE)) or binary zero (D(0E)) over 16 bits in the word mode. The least significant four bits of the Status Register (OVR, N, C, Z) are affected by the function performed in this category. The most significant bits of the Status Register (Flag1, Flag2, Flag3, LINK) are not affected. The only limitation in this type is that the RAM cannot be used as a source when both the Accumulator (ACC) and the Status Register are specified as a destination.

Dest

SINGLE OPERAND FIELD DEFINITIONS:

15 14 13 12 9 8 5 4 SOR B/W Quad Opcode SRC-Dest RAM Address

Opcode

SRC

SINGLE OPERAND INSTRUCTION

Instruction 1	B/W ²	Quad ³		Орс	ode			R/S ⁴	Dest ⁴		RAM A	ddress
SOR	0 = B 1 = W	10	1100 1101 1110 1111	MOVE COMP INC NEG	SRC Dest SRC Dest SRC + 1 Dest SRC + 1 Dest	0000 0010 0011 0100 0110 0111 1000 1001 1010 1011	SORA SORY SORS SOAR SODR SOIR SOZR SOZER SOSER SORR		ACC Y-Bus Status RAM RAM RAM RAM RAM RAM	00000	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Opc	ode			R/S ⁴			Desti	nation
SONR	0 = B 1 = W	11	1100 1101 1110 1111	MOVE COMP INC NEG	SRC - Dest SRC - Dest SRC + 1 - Dest SRC + 1 - Dest	0100 0110 0111 1000 1001 1010	SOA SOD SOI SOZ SOZE SOSE	ACI D I 0 D(0E) D(SE)	0	00000 00001 00100 00101	NRY NRA NRS NRAS	Y-Bus ACC Status ⁵ ACC, Status ⁵

Notes: 1. The instruction mnemonic designates different instruction formats used in the Am29C117. They are useful in microcode assembly.

2. B = Byte Mode, W = Word Mode.

See Instruction Set description.
 R = Source; S = Source; Dest = Destination.

5. When status is destination,

Status i - Yi i = 0 to 3 (Byte mode) i = 0 to 7 (Word mode)

Y-BUS AND STATUS - SINGLE OPERAND INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
SOR	MOVE	SRC → Dest	0 = B	Y ← SRC	NC	NC	NC	NC	0	U	0	U
SONR	COMP	SRC → Dest	1 = W	Y - SRC	NC	NC	NC	NC	0	υ	0	U
	INC	SRC +1 - Dest	_	Y ← SRC +1	NC	NC	NC	NC	U	υ	U	U
	NEG	SRC +1 → Dest	7	Y - SRC +1	NC	NC	NC	NC	U	U	U	U

SRC = Source U = Update

NC = No Change

0 = Reset


1 = Set

Two Operand Instructions

The Two Operand Instructions contain five indicators: Byte or Word mode, Opcode, R Source, S Source, and Destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. The first type has two formats; the only difference is in the quadrant. Under the control of instruction inputs, the desired function is performed on the specified sources and the result is stored in the

specified destination or placed on the Y-Bus, or both. The least significant four bits of the Status Register (OVR, N, C, Z) are affected by the arithmetic functions performed and only the N and Z bits are affected by the logical functions performed. The OVR and C bits of the Status Register are forced to ZERO for logical functions. Add with carry and Subtract with carry instructions are useful for Multiprecision Add or Subtract.

TWO OPERAND FIELD DEFINITIONS:



TWO OPERAND INSTRUCTIONS (Cont'd.)

instruction	B/W	Quad		R ¹	S ¹	Dest ¹		Орсо	de		RAM	Address	
TOR1	0 = B 1 = W	00	0010 TOF 0011 TOF 1000 TOF 1010 TOF 1011 TOF 1110 TOF	DRA D RAY RAM RIY RAM DRY D RAR RAM	H I RAM H ACC H I RAM H ACC	ACC ACC ACC Y-Bus Y-Bus Y-Bus RAM RAM	0001 : 0010 : 0011 : 0100 : 0110 : 0111 : 11000 : 11001 : 11010 : 0110 :	SUBA SUBSC ² SUBSC ² ADD ADDC AND NAND EXOR NOR OR EXNOR	S minus R S minus R S minus R with carry R minus S R minus S R minus S R plus S R pl	11111	R31	RAM Reg	=
Instruction	B/W	Quad		R ¹	S ¹	Dest ¹		Орсо	de		RAM	Address	
TOR2	0 - B 1 - W	10	0001 TOI 0010 TOI 0101 TOI		ACC: I	RAM RAM RAM	0001 S 0010 S 0011 S 0100 7 0101 7 0110 7 0111 1 1000 S 1001 1 1010 S	SUBRC ² SUBS SUBSC ² ADD ADDC AND NAND	S minus R S minus R with carry R minus S R plus S	00000	R00 R31	RAM Reg	

Notes: 1. R = Source S = Source

Dest = Destination
2. During subtraction the carry is interpreted as borrow.

	TWO OPERAND INSTRUCTIONS											
Instruction	B/W	Quad	R			R ¹ S ¹		Opcode		Destination		
0	0 = B 1 = W	11	0001 0010 0101	TODA TOAI TODI	D ACC D	ACC I	0000 SUBF 0001 SUBF 0010 SUBS 0011 SUBS 0100 ADD 0101 ADD	C ³ S minus R with carry R minus S C ³ R minus S with carry R plus S	00000 00001 00100 00101	NRY Y-Bus NRA ACC NRS Status ² NRAS ACC, Status ²		
							0110 AND 0111 NANI 1000 EXOF 1001 NOR 1010 OR 1011 EXNO	R•S P•S R⊕S R+S R+S				

Notes: 1. R = Source
S = Source
2. When status is destination,
Status i - Y_i i = 0 to 3 (Byte mode)
i = 0 to 7 (Word mode)
3. During subtraction the carry is interpreted as borrow.

Y-BUS AND STATUS CONTENTS - TWO OPERAND INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y-Bus	Flag3	Fiag2	Flag1	LINK	OVR	N	С	Z
	SUBR	S minus R	0 = B	Y - S + R + 1	NC	NC	NC	NC	ט	J	U	U
	SUBRC	S minus R with carry	1 = W	Y - S + R + QC	NC	NC	NC	NC	U	U	υ	U
	SUBS	R minus S	•	Y - R + S + 1	NC	NC	NC	NC	U	υ	U	U
TOR1 TOR2	SUBSC	R minus S with carry		Y ← R + \$ + QC	NC	NC	NC	NC	U	U	U	U
TONR	ADD	R plus S		Y⊷R+S	NC	NC	NC	NC	U	U	U	U
	ADDC	R plus S with carry		Y R + S + QC	NC	NC	NC	NC	U	U	U	U
	AND	R·S		Y ← Ri AND Si	NC	NC	NC	NC	0	U	0	U
	NAND	R·S		Yi ← Ri NAND Si	NC	NC	NC	NC	0	U	0	U
	EXOR	R⊕S		Y _i ←R _i EXOR S _i	NC	NC	NC	NC	0	U	0	U
	NOR	R+S		Yi ← Ri NOR Si	NC	NC	NC	NC	0	U	0	U
	OR	R+S	1	Yi⊷Ri OR Si	NC	NC	NC	NC	0	U	0	U
	EXNOR	R⊕S	1	Yi←Ri EXNOR Si	NC	NC	NC	NC	0	0	0	U

U = Update

NC = No Change

0 = Reset


1 = Set

Single Bit Shift Instructions

The Single Bit Shift Instructions contain four indicators: Byte or Word mode, Direction and Shift Linkage, Source, and Destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. Under the control of the instruction inputs, the desired shift function is performed on the specified source and the result is stored in the specified destination or placed on the Y-Bus, or both. The direction and shift linkage indicator defines the direction of the shift (up or down) as well as what will be shifted into the vacant bit. On a shift-up instruction, the LSB may be loaded

with ZERO, ONE, or the Link-Status bit (QLINK). The MSB is loaded into the Link-Status bit as shown in Figure 2. On a shift-down instruction, the MSB may be loaded with ZERO, ONE, the contents of the Status Carry flip-flop, (QC), the Exclusive-OR of the Negative-Status bit, and the Overflow-Status bit (QN @ QOVR), or the Link-Status bit. The LSB is loaded into the Link-Status bit as shown in Figure 3. The N and Z bits of the Status Register are affected but the OVR and C bits are forced to ZERO. The Shift-Down with QN @ QOVR is useful for Two's Complement multiplication.

SINGLE BIT SHIFT FIELD DEFINITIONS:






Figure 2. Shift-Up Function




Figure 3. Shift-Down Function

Instruction	B/W Quad				U ¹ Des	Dest ¹	1 Opcode					RAM	Address
SHFTR	0 = B 1 = W	10	0110 SHRR 0111 SHDR		RAM D	RAM RAM	0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down	0 1 QLINK 0 1 QLINK QC QN⊕QOVR	00000	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad			U ¹			Орс	code		Destination		
SHFTNR	0 = B 1 = W	11	0110 0111	SHA SHD	ACC D		0000 0001 0010 0100 0101 0111 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down	0 1 QLINK 0 1 QLINK QC QN⊕QOVR	00000 00001	NRY NRA	Y-Bus ACC

Note 1. U = Source Dest = Destination

Y-BUS AND STATUS - SINGLE BIT SHIFT INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
	SHUPZ SHUP1	Up 0 Up 1	1 = W	$Y_i \leftarrow SRC_{i-1}$, $i = 1$ to 15; $Y_0 \leftarrow Shift$ Input	NC	NC	NC	SRC _{15*}	0	SRC ₁₄	0	U
SHR SHNR	SHUPL	Up QLINK	0 = B	$Y_i \leftarrow SRC_{i-1}$, $i = 1$ to 7; $Y_0 \leftarrow Shift Input$; $Y_8 \leftarrow SRC_7$, $Y_i \leftarrow SRC_{i-8}$ for $i = 9$ to 15	NC	NC	NC	SRC _{7*}	0	SRC ₆	0	U
	SHDNZ SHDN1	Down 0 Down 1	1 = W	$Y_i - SRC_{i+1}$, $i = 0$ to 14; $Y_{15} - Shift$ Input	NC	NC	NC	SRC ₀ •	0	Shift Input	0	U
	SHDNL SHDNC SHCNOV	Down QLINK Down QC Down QN⊕QOVR	0 = B	$Y_i \leftarrow SRC_{i+1}$, $i = 0$ to 6; $Y_i \leftarrow SRC_{i-7}$, $i = 8$ to 14; $Y_{7,15} \leftarrow Shift Input$	NC	NC	NC	SRC _{0*}	O	Shift Input	0	U

SRC = Source U = Update NC = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified


*Shifted Output is loaded into the QLINK.

Bit Oriented Instructions

The Bit Oriented Instructions contain four indicators: Byte or Word mode, Operation, Source/Destination, and the Bit Position of the bit to be operated on (Bit 0 is the least significant bit). They are further subdivided into two types. The first type uses the RAM as both source and destination and has two kinds of formats which differ only by quadrant. The second type does not use the RAM as a source or a destination. Under the control of the instruction inputs, the desired function is performed on the specified source and the result is stored in the specified destination or placed on the Y-Bus, or both. The operations which can be performed are: Set Bit n which forces the nth bit to a ONE leaving other bits unchanged; Reset Bit n

which forces the nth bit to ZERO leaving the other bits unchanged; Test Bit n, which sets the ZERO Status Bit depending on the state of bit n leaving all the bits unchanged; Load 2ⁿ, which loads ONE in Bit position n and ZERO in all other bit positions; Load 2ⁿ which loads ZERO in bit position n and ONE in all other bit positions; increment by 2ⁿ, which adds 2ⁿ to the operand; and decrement by 2ⁿ which subtracts 2ⁿ from the operand. For all the Load, Set, Reset and Test instructions, the N and Z bits are affected and OVR and C bit of the Status Register are forced to ZERO. For all arithmetic instructions the LSH (OVR, C, N, Z bits) of the Status Register is affected.

BIT ORIENTED FIELD DEFINITIONS:



BIT ORIENTED INSTRUCTIONS

Instruction	B/W	Quad	n	Opcode	RAM Address			
BOR1	0 = B 1 = W	11	0 to 15	1101 SETNR Set RAM, Bit n 1110 RSTNR Reset RAM, Bit n 1111 TSTNR Test RAM, Bit n	00000 R00 RAM Reg 00 11111 R31 RAM Reg 31			
Instruction	B/W	Quad	n	Opcode	RAM Address			
BOR2	0 = B 1 = W	10	0 to 15	1100 LD2NR 2 ⁿ - RAM 1101 LD2NR 2 ⁿ - RAM 1110 A2NR RAM plus 2 ⁿ - RAM 1111 S2NR RAM minus 2 ⁿ - RAM	00000 R00 RAM Reg 00 11111 R31 RAM Reg 31			
Instruction	B/W	Quad	n		Opcode			
BONR	0 = B	11	0 to 15	1100	00000			

Y-BUS AND STATUS — BIT ORIENTED INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
BOR1	SETNR RSTNR	Set RAM, Bit n Reset RAM, Bit n		Y _i ⊢RAM _i for i≠n; Y _n ⊢1 Y _i ⊢RAM _i for i≠n; Y _n ⊢0	NC NC	NC NC	NC NC	NC NC	0	U	0	0 U
	TSTNR	Test FIAM, Bit n		$Y_i \leftarrow 0$ for $i \neq n$; $Y_n \leftarrow SRC_n$	NC	NC	NC	NC	0	U	0	u
	LD2NR	2 ⁿ → RAM		Y _i -0 for i≠n; Y _n -1	NC	NC	NC	NC	0	U	0	0
BOR2	LDC2NFI	2 ⁿ → RAM		Y _i −1 for i≠n; Y _n −0	NC	NC	NC	NC	0	U	0	0
BONZ	A2NR	RAM + 2 ⁿ → RAM		Y-RAM + 2 ⁿ	NC	NC	NC	NC	U	υ	υ	U
	S2NR	RAM 2 ⁿ → RAM		Y←RAM – 2 ⁿ	NC	NC	NC	NC	U	U	υ	u
	TSTNA	Test ACC, Bit n		$Y_i \vdash 0$ for $i \neq n$; $Y_n \vdash ACC_n$	NC	NC	NC	NC	0	U	0	u
	RSTNA	Reset ACC, Bit n		$Y_i - ACC_i$ for $i \neq n$; $Y_n - 0$	NC	NC	NC	NÇ	0	U	0	Ü
	SETNA	Set ACC, Bit n		$Y_i - ACC_i$ for $i \neq n$; $Y_n - 1$	NC	NC	NC	NC	0	U	0	0
	A2NA	ACC + 2 ⁿ → ACC		Y-ACC+2 ⁿ	NC NC	NC	NC	NC	U	υ	U	U
	S2NA	ACC – 2 ⁿ → ACC		Y ← ACC – 2 ⁿ	NC	NC	NC	NC	U	C	U	U
	LD2NA	2 ⁿ →ACC		Y _i ← 0 for i ≠ n; Y _n ← 1	NC	NC	NC	NC	0	U	0	0
BONR	LDC2NA	2 ^{TI} → ACC		Y _i -1 for i≠n; Y _n -0	NC	NC	NC	NÇ	0	U	0	0
BUNK	TSTND	Test D, Bit n		Y _i ← 0 for i ≠ n; Y _n ← D _n	NC	NC	NC	NC	0	U	0	U
	RSTND	Reset D, Bit n*		Y _i ←D _i for i≠n; Y _n ←0	NC	NC	NC	NC	0	υ	0	U
	SETND	Set D, Bit n*		Y _i ⊢D _i for i≠n; Y _n ←1	NC	NC	NC	NC	0	U	0	0
	A2NDY	D + 2 ⁿ → Y-Bus		Y ← D + 2 ⁿ	NC	NC	NC	NC	U	U	U	u
	S2NDY	D ~ 2 ⁿ → Y-Bus		Y ← D – 2 ⁿ	NC	NC	NC	NC	U	U	U	u
	LD2NY	2 ⁿ → Y-Bus		$Y_i \vdash 0$ for $i \neq n$; $Y_n \vdash 1$	NC	NC	NC	NC	0	U	0	0
	LDC2NY	2 ^π → Y-Bus		$Y_i \leftarrow 1$ for $i \neq n$; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	0

SRC = Source U = Update NC = No Change 0 = Reset 1 = Set

i = 0 to 15 when not specified

*Destination is not D-Latch but Y-Bus.

Rotate By n Bits Instructions

The Rotate By n Bits Instructions contain four indicators: Byte or Word mode, Source, Destination, and the number of places the source is to be rotated. They are further subdivided into two types. The first type uses RAM as a source and/or a destination and the second type does not use RAM as a source or destination. The first type has two different formats and the only difference is in the quadrant. The second type has only one format as shown in the table. Under the control of instruction inputs, the n indicator specifies the number of bit positions the source is to be rotated up (0 to 15), and the result

is either stored in the specified destination or placed on the Y-Bus, or both. An example of this instruction is given in Figure 4. In the Word mode, all 16 bits are rotated up while in the Byte mode, only the lower 8 bits (0-7) are rotated up. In the Word mode, a rotate up by n bits is equivalent to a rotate down by (16-n) bits. Similarly, in the Byte mode a rotate up by n bits is equivalent to a rotate down by (8-n) bits. The N and Z bits of the Status Register are affected and OVR and C bits are forced to ZERO.

n = 4, Word Mode:

Source	0001	0011	0111	1111
Destination	0011	0111	1111	0001
n = 4, Byte	Mode:			
Source	0001	0011	0111	1111
Destination	0001	0011	1111	0111

Figure 4. Rotate By n Example

ROTATE BY n BITS FIELD DEFINITIONS:

	15	14 13	12 9	8 5	4 0
ROTR1	B/W	Quad	n	SRC-Dest	RAM Address

ROTR2	B/W	Quad	Г	SRC-Dest	RAM Address

ROTNR	B/W	Quad	n	1100	SRC-Dest				

ROTATE BY n BITS INSTRUCTIONS

Instruction	B/W	Quad	n			U ¹	Dest ¹		RAM	Addres	S
ROTR1	0 = B 1 = W	00	0 to 15	1100 1110 1111	RTRA RTRY RTRR	RAM RAM RAM	ACC Y-Bus RAM	00000	R00 R31	RAM R RAM R	. · ·
Instruction	B/W	Quad	n		,	U ¹	Dest ¹		RAM	Addres	5
ROTR2	0 = B 1 = W	01	0 to 15	0000 0001	RTAR RTDR	ACC D	RAM RAM	00000	R00 R31	RAM R	. ·
Instruction	B/W	Quad	n							U ¹	Dest ¹
ROTNR	0 = B 1 = W	11	0 to 15	1100				11000 11001 11100 11101	RTDY RTDA RTAY RTAA	D D ACC ACC	Y-Bus ACC Y-Bus ACC

Note: 1. U = Source Dest = Destination

Y-BUS AND STATUS — ROTATE BY n BITS INSTRUCTIONS

Instruction	Op- code	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	И	С	z
ROTR1		1 = W	Y _i ← SRC _{(i-n)mod16}	NC	NC	NC	NC	0	SRC _{15-n}	0	U
ROTR2 ROTNR		0 = B	$Y_{i} \leftarrow SRC_{i+8} = SRC_{(i-n)mod8}$ for $i = 0$ to 7	NC	NC	NC	NC	0	SRC _{8 - n}	0	U

SRC = Source

U = Update NC = No Change

0 = Reset

1 = Set

Rotate and Merge Instructions

The Rotate and Merge Instructions contain five indicators: Byte or Word mode, Rotated Source, Non-Rotated Source/ Destination, Mask, and the number of bit positions a source is to be rotated. The function performed by the Rotate and Merge Instruction is illustrated in Figure 5. The rotated source, U, is rotated up by the Barrel Shifter n places. The mask input then selects, on a bit-by-bit basis, the rotated U input or R

input. A ZERO in bit i of the mask will select the \mathbf{i}^{th} bit of the R input as the ith output bit, while ONE in bit i will select the ith rotated U input as the output bit. The output word is stored in the non-rotated operand location. The N and Z bits are affected. The OVR and C bits of the Status Register are forced to ZERO. An example of this instruction is given in Figure 6.




Figure 5. Rotate and Merge Function

n = 4, Word Mode:

U	0011	0001	0101	0110
Rotated U	0001	0101	0110	0011
R	1010	1010	1010	1010
Mask (S)	0000	1111	0000	1111
Destination	1010	0101	1010	0011

Figure 6. Rotate and Merge Example

ROTATE AND MERGE FIELD DEFINITIONS:

	15	14 13	12 9	8 5	4 0
ROTM	в/w	Quad	n	ROT SRC- Non ROT SRC- Mask	RAM Address

ROTATE AND MERGE INSTRUCTION

Instruction	B/W	Quad	n			υ¹	R/Des	st ¹ S ¹		RAM A	ddress
ROTM	0 = B 1 = W	01	0 to 15	0111 1000 1001 1010 1100 1110	MDAI MDAR MDRI MDRA MARI MRAI	D D D D ACC RAM	ACC ACC RAM RAM RAM ACC	I RAM I ACC I	00000	R00 R31	RAM Reg 00 RAM Reg 31

U = Rotated Source

R/Dest = Non-Rotated Source and Destination

S = Mask

Y-BUS AND STATUS - ROTATE AND MERGE INSTRUCTIONS

Instruction	Opcode	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	2	С	Z
		1=W	Y _i - (Non Rot Op) _i · (mask) _i + (Rot Op) _{(i - n)mod} 16 · (mask) _i	NC	NC	NC	NC	0_	U	0	U
ROTM		0 = B	Yi - (Non Rot Op); (mask); + (Rot Op)(i - o)most 8: (mask);	NC	NC	NC	NC	0	U	0	U

U = Update

NC = No Change

0 = Reset

1 = Set

Rotate and Compare Instructions

The Rotate and Compare Instructions contain five indicators: Byte or Word mode, Rotated Source, Non-Rotated Source, Mask, and the number of bit positions the rotated source is to be rotated up. Under the control of instruction inputs, the function performed by the Rotate and Compare Instruction is illustrated in Figure 7. The rotated operand is rotated by the Barrel Shifter n places. The mask is inverted and ANDed on a bit-by-bit basis with the output of the Barrel Shifter and R input. Thus, a ONE in the mask input eliminates that bit from the comparison. A ZERO allows the comparison. If the comparison passes, the Zero flag is set. If it fails, the Zero flag is reset. The N and Z bit are affected. The OVR and C bits of the Status Register are forced to ZERO. An example of this instruction is given in Figure 8.




Figure 7. Rotate and Compare Function

n = 4, Word Mode

U	0011	0001	0101	0110
U Rotated	0001	0101	0110	0011
R	0001	0101	1111	0000
Mask (S)	0000	0000	1111	1111
Z (status) = 1				

Figure 8. Rotate and Compare Example

ROTATE AND COMPARE FIELD DEFINITIONS:

	15	14 13	12 9	8 5	4	0
ROTC	B/W	Quad	С	Rot Src- Non Rot Src- Mask	RAM Address	

ROTATE AND COMPARE INSTRUCTIONS

Instruction	B/W	Quad	n			U ¹	R ¹	s ¹		RAM A	ddress
ROTC	0 = B 1 = W	01	0 to 15	0010 0011 0100 0101	CDAI CDRI CDRA CRAI	D D D RAM	ACC RAM RAM ACC	I I ACC I	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31

U = Rotated Source

R = Non-Rotated Source

S = Mask

Y-BUS AND STATUS — ROTATE AND COMPARE INSTRUCTIONS

Instruction	Opcode	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
HOTC		1 = W	Y _i ← (Non Rot Op) _i · (mask) _i ⊕ (Rot Op) _{(i - n)mod} 16 · (mask) _i	NC	NC	NC	NC	0	C	0	υ
HOIC		0 = B	Y _i – (Non Rot Op) _i · (mask) _i ⊕ (Rot Op) _{(i – n)mod} a · (mask) _i	NC	NC	NC	NC	0	υ	0	C

U = Update

NC = No Change

0 = Reset

1 = Set

Prioritize Instructions

The Prioritize Instructions contain four indicators: Byte or Word mode, Operand Source (R), Mask Source (S), and Destination. They are further subdivided into two types. The function performed by the Prioritize instruction is shown in Figure 9. The R operand is ANDed with the complement of the Mask operand. A ZERO in the Mask operand allows the corresponding bit in the R operand to participate in the priority encoding function. A ONE in the Mask operand forces the corresponding bit in the R operand to a ZERO, eliminating it from participation in the priority encoding function.

The Priority Encoder accepts a 16-bit input and produces a 5-bit binary-weighted code indicating the bit position of the highest-priority active bit. If none of the inputs are active, the output is ZERO. In the Word mode, if input bit 15 is active, the output is 1, etc. Figure 10 lists the output as a function of the highest-priority active-bit position in both the Word and Byte mode. The N and Z bits are affected and the OVR and C bits of the Status Register are forced to ZERO. The only limitation in this instruction is that the operand and the mask must be different sources.




Figure 9. Prioritize Function

WORD	MODE	BYTE MODE*				
Highest Priority Active Bit	Encoder Output	Highest Priority Active Bit	Encoder Output			
None	0	None	0			
15	1	7	1			
14	2	6	2			
			•			
1	15	1	7			
0	16	0	8			

^{*}Bits 8 through 15 do not participate

Figure 10. Encoder Output

PRIORITIZE FIELD DEFINITIONS:

15	14 13	12 9	8 5	4 0
B/W	Quad	Destination	Source (R)	RAM Address/ Mask (S)
B/W	Quad	Mask (S)	Destination	RAM Address/
		(-,		Source (R)
B/W	Quad	Mask (S)	Source (R)	RAM Address/ Destination
D/M/	Ound	Mack (S)	Source (B)	Doctinati a n
B/W	Quad	Mask (S)	Source (R)	Destination

PRIORITIZE INSTRUCTION

Instruction	B/W	Quad		Destination	on		Source (F	₹)	RAI	M Addre	ss/Mask (S)
PRT1	0 = B 1 = W	10	1000 1010 1011	PRIA PR1Y PR1R	ACC Y-Bus RAM	0111 1001	RPT1A PR1D	ACC D	00000	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S	5)		Destination	on	RAM	Addres	s/Source (R)
PRT2	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	Acc 0 I	0000 0010	PR2A PR2Y	ACC Y-Bus	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S	5)		Source (l	R)	A	AM Add	iress/Dest
PRT3	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	ACC 0 I	0011 0100 0110	PR3R PR3A PR3D	RAM ACC D	00000	H00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S	5)		Source (R)		Desti	nation
PRTNR	0 = B 1 = W	11	1000 1010 1011	PRA PRZ PRI	ACC 0	0100 0110	PRTA PRTD	ACC D	00000 00001	NRY NRA	Y-Bus ACC

Y-BUS AND STATUS - PRIORITIZE INSTRUCTIONS

Instruction	Opcode	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
PRT1 PRT2		1 = W	Y_i —CODE (SCR _n ·mask _n); Y_m —0; $i = 0$ to 4 and $n = 0$ to 15 m = 5 to 15	NC	NC	NC	NC	0	υ	0	U
PRT3 PRTNR		0 = B	$Y_i \leftarrow CODE (SCR_n \cdot mask_n);$ $Y_m \leftarrow 0; i = 0 \text{ to } 3 \text{ and } n = 0 \text{ to } 7$ m = 4 to 15	NC	NC	NC	NC	0	U	0	U


SRC = Source U = Update NC = No Change 0 = Reset


Cyclic-Redundancy-Check Instructions

The Cyclic-Redundancy-Check (CRC) Instructions contain one indicator: Address of a RAM register to use as the check sum register. The CRC Instruction provides a method for generation of the check bits in a CRC calculation. Two CRC Instructions are provided – CRC Forward and CRC Reverse. The reason for providing two instructions is that CRC standards do not specify which data bit is to be transmitted first, the LSB or the MSB, but they do specify which check bit must be transmitted first. Figure 11 illustrates the method used to generate these check bits for the CRC Forward function, and

Figure 12 illustrates the method used for the CRC Reverse function. The ACC serves as a polynomial mask to define the generating polynomial while the RAM register holds the partial result and eventually the calculated check sum. The LINK-bit is used as the serial input. The serial input combines with the MSB of the check-sum register, according to the polynomial defined by the polynomial mask register. When the last input bit has been processed, the check-sum register contains the CRC check bits. The LINK, N, and Z bits are affected and the OVR and C bits of the Status Register are forced to ZERO.

CYCLIC-REDUNDANCY-CHECK FIELD DEFINITIONS:





PF000330

Figure 11. CRC Forward Function




Figure 12. CRC Reverse Function

CYCLIC-REDUNDANCY-CHECK INSTRUCTIONS

Instruction	B/W	Quad				RAM	Address
CRCF	1	10	0110	0011	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad				RAI	M Address
CRCR	1	10	0110	1001	00000	R00 	RAM Reg 00 RAM Reg 31

Y-BUS AND STATUS — CYCLIC-REDUNDANCY-CHECK INSTRUCTIONS

V Pue		VB	Flag3	Flag2	Flag1	LINK	OVR	N	С	z	
Instruction	Opcode	B/W	Y-Bus	riags	riagz	i lagi.				Ě	┝▔
CRCF		1 = W	Y _i - [(QLINK ⊕ RAM ₁₅)·ACC _i] ⊕ RAM _{i-1} for i = 15 to 1 Y ₀ - [(QLINK ⊕ RAM ₁₅)·ACC ₀] ⊕ 0	NC	NC	NC	RAM ₁₅ *	0	U	0	U
CRCR		1 = W	Y _i -[(QLINK ⊕ RAM ₀)·ACC _i] ⊕ RAM _{i+1} for i = 14 to 0 Y ₁₅ [(QLINK ⊕ RAM ₀)·ACC ₁₅] ⊕ 0	NC	NC	NC	₽AM ₀ *	0	υ	0	U

^{*}QLINK is loaded with the shifted out bit from the check-sum register.

U = Update

NC = No Change 0 = Reset

i = 0 to 15 when not specified

Status Instructions

The Set Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the Status Register (Figure 13), are to be set (forced to a ONE).

7	6	5	4	3	2	1	0
Flag3	Flag2	Flag1	LINK	OVR	N	С	Z

MPR-775

Figure 13. Status Byte

The Reset Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the Status Register, are to be reset (forced to ZERO).

The Store Status Instruction contains two indicators; Byte/Word and a second indicator that specifies the destination of the Status Register. The Store Status Instruction allows the status of the processor to be saved and restored later, which is an especially useful function for interrupt handling.

The Status Register is always stored in the lower byte of the RAM or the ACC register. Depending upon byte or word mode, the upper byte is unchanged or loaded with all ZEROs, respectively.

The Load Status instructions are included in the single operand and two operand instruction types.

The Test Status Instructions contain a single indicator which specifies which one of the 12 possible test conditions are to be placed on the Conditional-Test (CT) output. Besides the eight bits in the Status Register (QZ, QC, QN, QOVR, QLINK, QFlag1, QFlag2, and QFlag3), four logical functions (QN \oplus QOVR, (QN \oplus QOVR) + QZ, QZ + $\overline{\rm QC}$, and LOW may also be selected. These functions are useful in testing results of Two's Complement and unsigned number arithmetic operations. The Status Register may also be tested via the bidirectional T-Bus. The code to test the Status Register via T-Bus is similar to the code used by instruction lines l_1 to l_4 as shown below. Instruction lines l_0 4 have priority over T-Bus for testing the

Status Register on CT output. See the discussion on the Status Register for a full description.

T ₄	T ₃	T ₂ T ₁ I ₂ I ₁		СТ
0	0	0	0	(N ⊕ OVR) + Z
0	0	0	1	N ⊕ OVR
0	0	1	0	Z
0	0	1	1	OVR
0	1	0	0	LOW
0	1	0	1	С
0	1	1	0	Z + C
0	1	1	1	N
1	0	0	0	LINK
1	0	0	1	Flag1
1	0	1	0	Flag2
1	0	1	1	Flag3

STATUS FIELD DEFINITIONS:

	15	14 13	12 9	8 5	4 0
SETST	0	Quad	1011	1010	Opcode
			·		
RSTST	0	Quad	1010	1010	Opcode
SVSTR	B/W	Quad	0111	1010	RAM Address/Dest
SVSTNR	B/W	Quad	0111	1010	Destination

STATUS INSTRUCTIONS

Instruction	B/W	Quad					Opcode
SETST	0	11	1011	1010	00011 00101 00110 01001 01010	SONCZ SL SF1 SF2 SF3	Set OVR, N, C, Z Set LINK Set Flag1 Set Flag2 Set Flag3
Instruction	B/W	Quad			_	(pcode
RSTST	0	11	1010	1010	00011 00101 00110 01001 01010	RONCZ RL RF1 RF2 RF3	Reset OVR, N, C, Z Reset LINK Reset Flag1 Reset Flag2 Reset Flag3
Instruction	B/W	Quad				RAM A	ddress/Dest
SVSTR	0 = B 1 = W	10	0111	1010	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad	_			De	stination
SVSTNR	0 = B 1 = W	11	0111	1010	00000 00001	NRY NRA	Y-Bus ACC

STATUS INSTRUCTIONS (Cont'd.)

Instruction	B/W	Quad				Opcod	e (CT)
Test	0	11	1001	1010	00000 00010 00100 00110 01100 01010 01110 01110 10000 10010 10100 10110	TNOZ TNO TZ TOVR TLOW TC TZC TN TL TF1 TF2 TF3	Test (N⊕OVR) + Z Test N⊕OVR Test Z Test OVR Test LOW Test C Test Z + C Test N Test LINK Test Flag1 Test Flag2 Test Flag3

Y-BUS AND STATUS — STATUS INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
	SONCZ	Set OVR, N, C, Z	0 = B	Y _i -1 for i = 0 to 15	NC	NC	NC	NC	1	1	1	1
	SL	Set LINK -]		NC	NC	NC	1	NC	NC	NC	NC
SETST	SF1	Set Flag1] [NC	NC	1	NC	NC	NC	NC	NC
	SF2	Set Flag2			NC	1	NC	NC	NC	NC	NC	NC
	SF3	Set Flag3]		1	NC	NC	NC	NC	NC	NC	NC
	RONCZ	Reset OVR, N, C, Z	0 = B	Y _i -0 for i = 0 to 15	NC	NC	NC	NC	0	0	0	0
	RL	Reset LINK]		NC	NC	NC	0	NC	NC	NC	NC
RSTST	RF1	Reset Flag1	1		NC	NC	0	NC	NC	NC	NC	NC
	RF2	Reset Flag2]		NC	0	NC	NC	NC	NC	NC	NC
	RF3	Reset Flag3	1		0	NC	NC	NC	NC	NC	NC	NC
SVSTR SVSTNR		Save Status*	0 = B 1 = W	Y _i ←Status for i = 0 to 7; Y _i ←0 for i = 8 to 15	NC	NC	NC	NC	NC	NC	NC	NC
	TNOZ	Test (N⊕OVR) + Z	0 = B	**	NC	NC	NC	NC	NC	NC	NC	NC
	TNO	Test N⊕OVR			NC	NC	NC	NC	NC	NC	NC	NC
	TZ	Test Z			NC	NC	NC	NC	NC	NC	NC	NC
	TOVR	Test OVR	-		NC	NC	NC	NC	NC	NC	NC	NC
	TLOW	Test LOW			NC	NC	NC	NC	NC	NC	NC	NC
Test	TC	Test C			NC	NC	NC	NC	NC	NC	NC	NC
	TZC	Test Z + C	1		NC	NC	NC	NC	NC	NC	NC	NC
	TN	Test N	1		NC	NC	NC	NC	NC	NC	NC	NC
	TL	Test LINK	1		NC	NC	NC	NC	NC	NC	NC	NC
	TF1	Test Flag1			NC	NC	NC	NC	NC	NC	NC	NC
	TF2	Test Flag2			NC	NC	NC	NC	NC	NC	NC	NC
	TF3	Test Flag3			NC	NC	NC	NC	NC	NC	NC	NC

U = Update NC = No Change 0 = Reset 1 = Set

i = 0 to 15 when not specified

^{*}In Byte mode only, the lower byte from the Y-Bus is loaded into the RAM or ACC, and in Word mode, all 16 bits from the Y-Bus are loaded into the RAM or ACC.

^{**}Y-Bus is Undefined.

No-Operation (NO-OP) Instruction

The NO-OP Instruction has a fixed 16-bit code. This instruction does not change any internal registers in the Am29C117. It preserves the Status Register, RAM register, and the ACC register.

NO-OP FIELD DEFINITION:

NO-OP 0 11 1000 1010 00000

NO-OP INSTRUCTION

Instruction	B/W	Quad			
NO-OP	0	11	1000	1010	00000

Y-BUS AND STATUS - NO-OP INSTRUCTION

Instruction	Opcode	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
NO-OP		0 = B	*	NC	NC	NC	NC	NC	NC	NC	NC

SRC = Source

U = Update

NC = No Change

0 = Reset

1 = Set

i = 0 to 15 when not specified

*Y-Bus is undefined.

SUMMARY OF MNEMONICS

INSTRUCTION TYPE

SOR	Single Operand RAM
SONR	Single Operand Non-RAM
TOR1	Two Operand RAM (Quad 0)
TOR2	Two Operand RAM (Quad 2)
TONR	Two Operand Non-RAM
SHFTR	Single Bit Shift RAM
SHFTNR	Single Bit Shift Non-RAM
ROTR1	Rotate n Bits RAM (Quad 0)
ROTR2	Rotate n Bits RAM (Quad 1)
ROTNR	Rotate n Bits Non-RAM
BOR1	Bit Oriented RAM (Quad 3)
BOR2	Bit Oriented RAM (Quad 2)
BONR	Bit Oriented Non-RAM
ROTM	Rotate and Merge
ROTC	Rotate and Compare
PRT1	Prioritize RAM; Type 1
PRT2	Prioritize RAM; Type 2
PRT3	Prioritize RAM; Type 3
PRTNR	Prioritize Non-RAM
CDCE	Cyclic Redundancy Charle For

CRCF Cyclic-Redundancy-Check Forward CRCR Cyclic-Redundancy-Check Reverse NOOP No Operation

SETST Set Status RSTST Reset Status SVSTR Save Status RAM SVSTNR Save Status Non-RAM **Test Status** TEST

SOURCE AND DESTINATION

Single Operand:

SORA	Single Operand RAM to ACC
SORY	Single Operand RAM to Y-Bus
SORS	Single Operand RAM to Status
SOAR	Single Operand ACC to RAM
SODR	Single Operand D to RAM
SOIR	Single Operand I to RAM
SOZR	Single Operand 0 to RAM
SOZER	Single Operand D(0E) to RAM
SOSER	Single Operand D(SE) to RAM
SORR	Single Operand RAM to RAM
SOA	Single Operand ACC
SOD	Single Operand D
SOI	Single Operand I
SOZ	Single Operand 0
SOZE	Single Operand D(0E)
SOSE	Single Operand D(SE)
NRY	Non-RAM Y-Bus
NRA	Non-RAM ACC
NRS	Non-RAM Status
NRAS	Non-RAM ACC, Status

Mnemonics copyright © 1980 Advanced Micro Devices, Inc.

Two Operand:

TORAA	Two Operand RAM, ACC to ACC
TORIA	Two Operand RAM, I to ACC
TODRA	Two Operand D, RAM to ACC
TORAY	Two Operand RAM, ACC to Y-Bus
TORIY	Two Operand RAM, I to Y-Bus
TODRY	Two Operand D, RAM to Y-Bus
TORAR	Two Operand RAM, ACC to RAM
TORIR	Two Operand RAM, I to RAM
TODRR	Two Operand D, RAM to RAM
TODAR	Two Operand D, ACC to RAM
TOAIR	Two Operand ACC, I to RAM
TODIR	Two Operand D, I to RAM
TODA	Two Operand D, ACC
TOAI	Two Operand ACC, I
TODI	Two Operand D, I

Single Bit Shift:

SHRR	Shift RAM, Store in RAM
SHDR	Shift D, Store in RAM
SHA	Shift ACC

SHD Shift D

Rotate By n Bits:

RTRA	Rotate RAM, Store in ACC
RTRY	Rotate RAM, Place on Y-Bus
RTRR	Rotate RAM, Store in RAM
RTAR	Rotate ACC, Store in RAM
RTDR	Rotate D, Store in RAM
RTDY	Rotate D, Place on Y-Bus
RTDA	Rotate D, Store in ACC
RTAY	Rotate ACC, Place on Y-Bus
RTAA	Rotate ACC, Store in ACC

Rotate and Merge:

MDAI	Merge Disjoint Bits of D and ACC Using I as Mask and Store in ACC
MDAR	Merge Disjoint Bits of D and ACC Using RAM as Mask and Store in ACC
MDRI	Merge Disjoint Bits of D and RAM Using I as Mask and Store in RAM
MDRA	Merge Disjoint Bits of D and RAM Using ACC as Mask and Store in RAM
MARI	Merge Disjoint Bits of ACC and RAM Using I as Mask and Store in RAM
MRAI	Merge Disjoint Bits of RAM and ACC Using I as Mask and Store in ACC

Rotate and Compare:

CDAI Compare Unmasked Bits of D and ACC Using I as Mask

	· <u>-</u> -		
CDRI	Compare Unmasked Bits of D and RAM	SHDNZ	Shift Down Towards LSB with 0 Insert
	Using I as Mask	SHDN1	Shift Down Towards LSB with 1 Insert
CDRA	Compare Unmasked Bits of D and RAM	SHDNL	Shift Down Towards LSB with LINK Insert
	Using ACC as Mask	SHDNC	Shift Down Towards LSB with Carry Insert
CRAI	Compare Unmasked Bits of RAM and ACC Using I as Mask	SHDNOV	Shift Down Towards LSB with Sign EXOR Overflow Insert
Prioritize:		Loads:	
PR1A	ACC as Destination for Prioritize Type 1	LD2NR	Load 2 ⁿ into RAM
PR1Y	Y-Bus as Destination for Prioritize Type 1	LDC2NR	Load 2 ^{rt} into RAM
PR1R	RAM as Destination for Prioritize Type 1	LD2NA	Load 2 ⁿ into ACC
PRT1A	ACC as Source for Prioritize Type 1	LDC2NA	Load 2n into ACC
PR1D	D as Source for Prioritize Type 1	LD2NY	Place 2 ⁿ on Y-Bus
PR2A	ACC as Destination for Prioritize Type 2	LDC2NY	Place 2n on Y-Bus
PR2Y	Y-Bus as Destination for Prioritize Type 2		
PR3R	RAM as Source for Prioritize Type 3	Bit Oriente	d:
PR3A	ACC as Source for Prioritize Type 3	SETNR	Set RAM, Bit n
PR3D	D as Source for Prioritize Type 3	SETNA	Set ACC, Bit n
PRTA	ACC as source for Prioritize Type Non-RAM	SETND	Set D, Bit n
2270		SONCZ	Set OVR, N, C, Z, in Status Register
PRTD	D as Source for Prioritize Type Non-RAM	SL	Set LINK Bit in Status Register
PRA	ACC as Mask for Prioritize Type 2, 3, and Non-RAM	SF1	Set Flag1 Bit in Status Register
PRZ	Mask Equal to Zero for Prioritize Type	SF2	Set Flag2 Bit in Status Register
	2, 3, and Non-RAM	SF3	Set Flag3 Bit in Status Register
PRI	I as Mask for Prioritize Type 2, 3, and	RSTNR	Reset RAM, Bit n
, , , ,	Non-RAM	RSTNA	Reset ACC, Bit n
		RSTND	Reset D, Bit n
OPCODE		RONCZ	Reset OVR, N, C, Z, in Status Register
Addition:		RL	Reset LINK Bit in Status Register
ADD	Add without Carry	RF1	Reset Flag1 Bit in Status Register
ADDC	Add with Carry	RF2	Reset Flag2 Bit in Status Register
A2NA	Add 2 ⁿ to ACC	RF3	Reset Flag3 Bit in Status Register
A2NR	Add 2 ⁿ to RAM	TSTNR	Test RAM, Bit n
A2NDY	Add 2 ⁿ to D, Place on Y-Bus	TSTNA	Test ACC, Bit n
		TSTND	Test D, Bit n
Subtraction	_	Arithmetic	Operations:
SUBR	Subtract R from S with Carry	MOVE	Move and Update Status
SUBRC	Subtract R from S with Carry	COMP	Complement (1's Complement)
SUBS	Subtract S from R without Carry Subtract S from R with Carry	INC	Increment
SUBSC	Subtract S from RAM	NEG	Two's Complement
S2NR S2NA	Subtract 2 ⁿ from ACC		·
	Subtract 2 ⁿ from D, Place on Y-Bus	Conditions	al Test:
S2NDY	Subtract 2 from 5, made on 1-503	TNOZ	Test (N ⊕ OVR) + Z
Logical O	perations:	TNO	Test N ⊕ OVR
AND	Boolean AND	TZ	Test Zero Bit
NAND	Boolean NAND	TOVR	Test Overflow Bit
EXOR	Boolean EXOR	TLOW	Test for LOW
NOR	Boolean NOR	TC	Test Carry Bit
OR	Boolean OR	TZC	Test Z + C̄
EXNOR	Boolean EXNOR	TN	Test Negative Bit
		TL	Test LINK Bit
SHIFTS		TF1	Test Flag1 Bit
SHUPZ	Shift Up Towards MSB with 0 Insert	TF2	Test Flag2 Bit
SHUP1	Shift Up Towards MSB with 1 Insert	TF3	Test Flag3 Bit
SHUPL	Shift Up Towards MSB with LINK Insert		

APPLICATIONS




Figure 13. System Block Diagram

DATA PATH TIMING ANALYSIS

I. Without any Externa	l Logic	29C117	29C117-1	29C117-2
Pipeline Register	CP-Q	9	9	9
RALU (29C117)	1-T	105	60	49
Status Register	D-CP	4	4	4
· ·	Total:	118	73	62
Pipeline Register	CP-Q	9	9	9
RALU (29C117)	I-Y	98	60	49
Data Register	D-CP	4	4	4
	Total:	111	73	62
Input Register	CP-Q	9	9	9
RALU (29C117)	D-Y	78	49	40
Data Register	D-CP	4	4	4
	Total:	91	62	53
II. With Multiplexers f	or Two Address	29C117	29C117-1	29C117-2
Pipeline Register	CP-Q	9	9	9
Multiplexer	Sel-Y	5	5	5
RALU (29C117)	I-T	105	60	49
Status Register	D-CP	4	4	4
Oldido Magical	Total:	123	78	67
Pipeline Register	CP-Q	9	9	9
Multiplexer	Sel-Y	5	5	5
RALU (29C117)	I-Y	98	60	49
Data Register	D-CP	4	4	4
•	Total:	116	78	67

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
(Case) Temperature Under Bias55 to +125°C
Supply Voltage to
Ground Potential Continuous0.3 to +7.0 V
DC Voltage Applied to Outputs For
High Output State0.3 to +V _{CC} +0.3 V
DC Input Voltage0.3 to +V _{CC} +0.3 V
DC Output Current, Into LOW Outputs30 mA
DC Input Current10 to +10 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

	(T _A) 0 to +70°C+4.5 to +5.5 V
	(T _A)55 to +125°C+4.5 to +5.5 V
*Military Products 100% and -55°C	tested at $T_A = +25$ °C, $+125$ °C,

Operating ranges define those limits between which the functionality of the device is guaranteed.

Thermal Resistance and I/O Capacitance (Typical)

Symbol	PL 068	CG 068	CL 068	Units
θ_{JA}	35	25	37	°C/W
C*	5	5	10	pF/Pin

^{*}Tested on a sample basis only.

OPERATING RANGES

Commercial (C) Devices


DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3, are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions (Note 1)			Min.	Max.	Unit
Vон	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}		OM'L I _{OH} = -1.6 mA	2.4		٧
Vol	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} o	CC	IL I _{OH} = -1.2 mA DM'L I _{OL} = 16 mA		0.5	V
,or		ACC - MILL, AIN - AIH O	MI MI	L I _{OL} = 12 mA		0.5	
V _{IH}	Guaranteed Input Logical HIGH Voltage (Note 2)				2.0		٧
V _{IL}	Guaranteed Input Logical LOW Voltage (Note 2)					0.8	٧
l _{IL}	Input LOW Current	V _{CC} = Max., V _{IN} = 0.5 V				-10	μΑ
liн	Input HIGH Current	V _{CC} = Max., V _{IN} = V _{CC} - 0.5 V				10	μА
lozh	Off-State (High Impedance) Output Current	V _{CC} = Max., V _O = 2.4 V				10	μΑ
lozL	Off-State (High Impedance) Output Current	V _{CC} = Max., V _O = 0.5 V				-10	μΑ
			COM'L T _A = 0	CMOS V _{IN} = V _{CC} or GND		120	
łcc	Static Power Supply Current	V _{CC} = Max. (Note 4)	to T			170	mA
,,,,	(Note 3)	i _O = 0 μA	MIL T _A = -55	CMOS V _{IN} = V _{CC} or GND		150	mA
	to + 125°C	to + 125°C	TTL V _{IN} = 0.5 or 2.4 V		200		
C _{PD}	Power Dissipation Capacitance (Note 4)	V _{CC} = 5.0 V, T _A = 25°C, No Load			85	0 pF Typic	al

Notes: 1. VCC conditions shown as Min. or Max. refer to the (±10%) VCC limits.

- 2. These input levels provide zero-noise immunity and should only be statically tested in a noise-free environment (not functionally tested).
- 3. Worst-case ICC is measured at the lowest temperature in the specified operating range.
- 4. Use CMOS ICC when the device is driven by CMOS circuits, and TTL ICC when the device is driven by TTL circuits.
- 5. CPD determines the no-load dynamic current consumption: Icc (Total) = Icc (Static) (CpD + n Cl) ½ where f is the clock frequency, Cl is the output load capacitance, and n is the number of loads.

Am29C117 I_{CC} vs Cycle Time



Note: Values are calculated as typical I_{CC} at V_{CC} = 5.5 V.

SWITCHING CHARACTERISTICS over COMMERCIAL operating range

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, \ V_{CC} = 4.50 \text{ to } 5.50 \text{ V}, \ C_L = 50 \text{ pF})$

Am29C117

A. Combinational Delays (nsec)

		Outputs		
		Y ₀₋₁₅	T ₁₋₄	СТ
	I ₀₋₄ (ADDR)	98	105	-
	I _{0 - 15} (DATA)	98	105	-
	I _{0 - 15} (INSTR)	98	105	58
Input	DLE	73	75	-
	T ₁₋₄	-	_	46
	СР	76	83	48
	D _{0 - 15}	78	80	_
	IÉN	-	-	53

B. Enable/Disable Times (nsec) (C_L = 5 pF for disable only)

		Ena	ble	Dis	able
From Input	To Output	tpzH	tpzL	tpHZ	tpLZ
ŌĒY	Y _{0 - 15}	25	25	25	25
OET	T ₁₋₄	25	25	25	25

C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	21	30
DLE	-	15
IEN	22	_

D. Setup and Hold Times (nsec)

		HIGH-to-LOW Transition		LOW-t Tran		
Input	With Respect to	Setup	Hold	Setup	Hold	Comment
I ₀₋₄ (RAM ADDR)	СР	(t _{S1}) 24	(t _{h1}) 0	-	-	Single ADDR (Source)
I ₀₋₄ (RAM ADDR)	CP and IEN both LOW	(t _{s2}) 10	-	-	(t _{h7}) 2	Two ADDR (Destination)
l _{0 - 15} (DATA)	CP	_	_	(t _{s8}) 78	(t _{h8}) 0	
I _{0 - 15} (INSTR)	СР	(t _{s3}) 38 †	(t _{h3}) 17 †	(t _{s9}) 78	(t _{h9}) 2	
l ₀₋₁₅ (INSTR)	ĪĒN	(t _{s16}) 6	(t _{h16}) 18	-	_	Two ADDR (Immediate)
IEN HIGH	СР	(t _{s4}) 10		-	(t _{h10}) 0	Disable
IEN LOW	СР			(t _{\$11}) 22 (t _{\$5}) 20	(t _{h11}) 0 (t _{h5}) 0	Enable Immediate first cycle
SRE	CP		-	(t _{s12}) 17	(t _{h12}) 0	
D	CP	_	-	(t _{s13}) 53	(t _{h13}) 0	
D	DLE	(t _{s6}) 10	(t _{h6}) 6	-	-	` <u>`</u>
DLE	CP	-	_	(t _{s14}) 54	(t _{h14}) 0	

†Timing for immediate instruction for first cycle.

SWITCHING CHARACTERISTICS over COMMERCIAL operating range (Cont'd.)

Am29C117-1

A. Combinational Delays (nsec)

		Outputs			
Input	Y _{0 - 15}	T ₁₋₄	СТ		
I ₀₋₄ (ADDR)	60	60			
I _{0 - 15} (DATA)	60	60	-		
l _{0 - 15} (INSTR)	60	60	27		
DLE	48	47	- 1		
T ₁₋₄	-	-	24		
СР	53	57	31		
D _{0 - 15}	49	46	-		
ĪĒN	_	_	24		

B. Enable/Disable Times (nsec) (C_L = 5 pF for disable only)

		Enable		Dis	able
From Input	To Output	^t PZH	tPZL	tpHZ	tpLZ
Ō€Y	Y _{0 - 15}	21	21	21	21
OE _T	T ₁₋₄	21	21	21	21

C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time	
CP	21	15	
DLE	-	15	
ĪĒN	15	-	

D. Setup and Hold Times (nsec)

			to-LOW esition		o-HIGH sition	
Input	With Respect to	Setup	Hold	Setup	Hold	Comment
I ₀₋₄ (RAM ADDR)	СР	(t _{s1}) 11	(t _{h1}) 0	-	-	Single ADDR (Source)
I ₀₋₄ (RAM ADDR)	CP and IEN both LOW	(t _{s2}) 2	-	_	(t _{h7}) 0	Two ADDR (Destination)
I ₀₋₁₅ (DATA)	CP	-	-	(t _{s8}) 69	(t _{h8}) 0	
I ₀₋₁₅ (INSTR)	СР	(t _{s3}) 19 †	(th3) 12 †	(t _{s9}) 69	(t _{h9}) 0	
l ₀₋₁₅ (INSTR)	ĪĒN	(t _{s16}) 6	(t _{h16}) 18	-	-	Two ADDR (Immediate)
IEN HIGH	CP	(t _{s4}) 5	_	-	(t _{h10}) 0	Disable
IEN LOW	СР			(t _{s11}) 12 (t _{S5}) 6	(t _{h11}) 0 (t _{h5}) 0	Enable Immediate first cycle
SRE	CP	-	-	(t _{s12}) 11	(t _{h12}) 0	
D	СР	_	-	(t _{s13}) 39	(t _{h13}) 0	
D	DLE	(t _{s6}) 5	(th6) 3	-	-	
DLE	СР	-	_	(t _{s14}) 42	(t _{h14}) 0	

[†]Timing for immediate instruction for first cycle.

SWITCHING CHARACTERISTICS over COMMERCIAL operating range (Cont'd.)

Am29C117-2

A. Combinational Delays (nsec)

		Outputs				
Input	Y _{0 - 15}	T ₁₋₄	СТ			
I ₀₋₄ (ADDR)	49	49	-			
10-15 (DATA)	49	49	_			
I _{0 - 15} (INSTR)	49	49	22			
DLE	40	39	-			
T ₁₋₄	-	-	22			
СР	45	45	26			
D _{0 - 15}	40	38	-			
ĪĒN	-	-	22			

B. Enable/Disable Times (nsec) (C_L = 5 pF for disable only)

		Enable		Dis	able
From Input	To Output	tpzH	tpZL	t _{PHZ}	t _{PLZ}
ΘĖγ	Y ₀₋₁₅	19	19	19	19
OET	T ₁₋₄	19	19	19	19

C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	20	15
DLE	-	15
ĪĒN	15	-

D. Setup and Hold Times (nsec)

			to-LOW sition	LOW-to-HIGH Transition		
Input	With Respect to	Setup	Hold	Setup	Hold	Comment
I ₀₋₄ (RAM ADDR)	СР	(t _{s1}) 10	(t _{h1}) 0	_	-	Single ADDR (Source)
I ₀₋₄ (RAM ADDR)	CP and IEN both LOW	(t _{s2}) 2	-	-	(t _{h7}) 0	Two ADDR (Destination)
I ₀₋₁₅ (DATA)	CP	-		(t _{s8}) 61	(t _{h8}) 0	
I ₀₋₁₅ (INSTR)	OP OP	(t _{s3}) 17 †	(th3) 10 †	(t _{s9}) 61	(t _{h9}) 0	
I ₀₋₁₅ (INSTR)	IEN	(t _{s16}) 6	(t _{h16}) 18	-	-	Two ADDR (Immediate)
IEN HIGH	СР	(t _{s4}) 5	-	_	(th10) 0	Disable
IEN LOW	CP	- -		(t _{s11}) 11 (t _{S5}) 6	(t _{h11}) 0 (t _{h5}) 0	Enable Immediate first cycle
SRE	CP	-	-	(t _{s12}) 10	(t _{h12}) 0	
D	СР	-	-	(t _{s13}) 34	(t _{h13}) 0	
D	DLE	(t _{s6}) 5	(t _{h6}) 3	-	-	
DLE	CP	-		(t _{s14}) 36	(th14) 0	

†Timing for immediate instruction for first cycle.

SWITCHING CHARACTERISTICS over **MILITARY** operating range (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

Am29C117-1

A. Combinational Delays (nsec)

	Outputs		
input	Y _{0 - 15}	T ₁₋₄	СТ
I ₀₋₄ (ADDR)	65	64	-
I _{0 - 15} (DATA)	65	64	
I ₀₋₁₅ (INSTR)	65	64	27
DLE	53	52	-
T ₁₋₄	-	_	27
CP	58	61	34
D _{0 - 15}	53	50	-
IEN		-	26

B. Enable/Disable Times (nsec) (C_L = 5 pF for disable only)

		Enable		Dis	able
From Input	To Output	tpzH	tpzL	tpHZ	tPLZ
ŌĒY	Y _{0 - 15}	22	22	22	22
OE _T	T ₁₋₄	22	22	22	22

C. Clock and Pulse Requirements (nsec)


Input	Min. LOW Time	Min. HIGH Time
CP	22	15
DLE	-	15
ĪĒÑ	15	<u> </u>

D. Setup and Hold Times (nsec)

lmm.ut	With Donner to	HIGH-to-LOW Transition		LOW-to-HIGH Transition			
Input	With Respect to	Setup	Hold	Setup	Hold		mment
I ₀₋₄ (RAM ADDR)	СР	(t _{s1}) 12	(t _{h1}) 1	-	-	Single A (Source)	
I ₀₋₄ (RAM ADDR)	CP and IEN both LOW	(t _{s2}) 2	-	-	(t _{h7}) 0	Two ADI (Destinat	
lo - 15 (DATA)	CP	-	-	(t _{s8}) 72	(th8) 0		
I ₀₋₁₅ (INSTR)	CP	(t _{s3}) 21 †	(th3) 12 †	(t _{s9}) 72	(t _{h9}) 0		
i ₀₋₁₅ (INSTR)	ĪĒN	(t _{s16}) 6	(t _{h16}) 18	-	-	Two ADI	
IEN HIGH	CP	(t _{s4}) 5	-	-	(t _{h10}) 0	Disable	
IEN LOW	СР			(t _{s11}) 13 (t _{S5}) 7	(t _{h11}) 0 (t _{h5}) 0	Enable	Immediate first cycle
SRE	CP	_		(t _{s12}) 11	(t _{h12}) 1		
D	CP	-	-	(t _{s13}) 44	(t _{h13}) 0	1	
D	DLE	(t _{s6}) 6	(t _{h6}) 4		_	i i	
DLE	CP	_	_	(t _{s14}) 47	(th14) 0		

[†]Timing for immediate instruction for first cycle.

SWITCHING WAVEFORMS KEY TO SWITCHING WAVEFORMS




Single-Address Access Timing


If the is satisfied, this need not be satisfied.

WF025870






Double-Address Access Timing



One-Address Immediate Instruction Cycle Timing



Two-Address Immediate Instruction Timing

Test Philosophy and Methods

The following points give the general philosophy which we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown in the data sheet

- Ensure the part is adequately decoupled at the test head. Large changes in V_{CC} current when the device switches may cause function failures due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5-8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins which may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using $V_{IL} \leqslant 0$ V and $V_{IH} \geqslant 3.0$ V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- 6. Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another, but is generally around 50 pF. This makes it impossible to make direct measurements of parameters that call for a smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays," which measure the propagation delays into the high-impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is peformed at the higher load capacitance (typically 50 pF), and engineering correlations based on data taken with a bench setup are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at <u>both</u> capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench setup and the knowledge that certain DC measurements (I_{OH}, I_{OL}, for example) have already been taken and are within specification. In some cases, special DC tests are performed in order to facilitate this correlation.

7. Threshold Testing


the noise associated with automatic testing (due to the long, inductive cables) and the high gain of the tested device when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for each input pin. Thereafter, "hard" HIGH and LOW levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels rather than at V_{II} Max. and V_{IH} Min.

8. AC Testing

Occasionally parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other AC tests that have been performed. These correlations are arrived at by the cognizant engineer using data from precise bench measurements in conjunction with the knowledge that certain DC parameters have already been measured and are within specification.


In some cases, certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.

SWITCHING TEST CIRCUITS



A. Three-State Outputs

 $R_1 = 300 \Omega$




B. Normal Outputs

 $R_1 = 300 \Omega$ $R_2 = 3.0 k\Omega$

Notes: 1. C_L = 50 pF includes scope probe, wiring and stray capacitances without device in test fixture.

- 2. S₁, S₂, S₃ are closed during function tests and all AC tests except output enable tests.
- 3. St and S3 are closed while S2 is open for tpzH test.
- St and S2 are closed while S3 is open for tPZL test.
- 4. CL = 5.0 pF for output disable tests.


SWITCHING TEST WAVEFORMS




WFR02970

- Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
 - Cross hatched area is don't care condition.


A. Set-up, Hold, and Release Times



C. Propagation Delay



B. Pulse Width




WFR02660


- Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.
 - 2. S₁, S₂ and S₃ of Load Circuit are closed except where shown.

D. Enable and Disable Times

INPUT/OUTPUT CIRCUIT DIAGRAMS




 $C_1 \approx 5.0$ pF, all inputs



C_O ≈ 5.0 pF, all outputs

PHYSICAL DIMENSIONS*


CG 068



Note: 1. This dimension refers to a heatsink with only 3 fins. For heatsinks with more than 3 fins, the following dimensions apply: 4 fins = .450/.510

6 fins = .540/.600 7 fins = .690/.750

PL 068




PID# 067531

^{*}For reference only. All measurements are in inches. BSC is the ANSI standard for Basic Space Centering.

PHYSICAL DIMENSIONS (Cont'd.) CL 068 68 PLACES (17 x 17) 022 028 800 85C

.006



Sales Offices

North Americai	7		International (Continued)	
AL ARAMA		(205) 882-9122	TokyoTEL	(03) 345-8241
ARIZONA		(602) 242-4400	FAX	(03) 342-5196
CALIFORNIA,			OsakaTEL	J24064AMDTKOJ
Culver City		(213) 645-1524	Usaka IEL	06-243-3253
Newport Beach		(714) 752-6262 (619) 560-7030 (408) 452-0500	KORFA Segul TEL	82-2-784-7598
San Diego		(408) 452-0500	KOREA, SeoulTELFAX	82-2-784-8014
Woodland Hills		(818) 992-4155	LATIN AMEDICA	
CANADA, Ontario,		` ,	Ft. LauderdaleTEL	(305) 484-8600
Kanata		(613) 592-0060	FAX	(305) 485-9/36
Willowdale		(416) 224-5193	NORWAY, HovikTEL	5109554261 AMDFTL
COLORADO		(303) 741-2900 (203) 264-7800	NORWAY, HOVIK TEL	(02) 591959
		(203) 264-7800	Ti Y	79070
FLORIDA,		(0.40) 500 0071	SINGAPORETEL	65-2257544
Clearwater		(813) 530-9971 (305) 776-2001	FAX	65-2246113
Orlando		(407) 830-8100		RS55650 MMI RS
GEODGIA	•••••	(404) 449-7920	SWEDEN, StockholmTELTEL	(08) 733 03 50
II I INOIS			FAX	(08) 733 22 85
Chicago		(312) 773-4422 (312) 505-9517	TLX	11602
Naperville		(312) 505-9517	TAIWAN TLX	886-2-7122066
INDIANA		(317) 244-7207 (913) 451-3115		886-2-7122017
KANSAS		(913) 451-3115	UNITED KINGDOM,	(0005) 00000
MARYLAND		(301) 796-9310	Manchester areaTEL	(0925) 827693
MASSACHUSEITS		(617) 273-3970 (612) 938-0001		628524
MINNESUTA		(913) 451-3115	London area TEL	(04862) 2212
NEW JERSEY		(201) 299-0002	FAX	(0483) 756196
NEW YORK.			TLX	859103
Liverpool		(315) 457-5400	North American Repres	contativos
Poughkeepsie		(914) 471-8180	North American nepres	semanves
Woodbury		(516) 364-8020	CANADA	
NORTH CAROLINA		(919) 878-8111	Burnaby, B.C. DAVETEK MARKETING	(004) 420 269
оню,		(614) 901 6455		(604) 430-3680
Columbus		(614) 891-6455 (513) 439-0470	Calgary, Alberta VITEL ELECTRONICS	(403) 278-583
ODE CON		(503) 245-0080	Kanata, Ontario	
PENNSYLVANIA.		(503) 245-0080	VITEL ELECTRONICS	(613) 592-0090
Allentown		(215) 398-8006	Mississaura Ostorio	
Willow Grave		(609) 662-2900	VITEL ELECTRONICS	(416) 676-9720
SOUTH CAROLINA		(803) 772-6760	Quebec	(54.4), 000 F05
TEYAC			VITEL ELECTRONICS	(514) 636-595
Auctio		(512) 346-7830	IDAHO INTERMOUNTAIN TECH MKGT	(208) 888-607
Dallas		(214) 934-9099	INDIANA	
Houston		(713) 785-9001	CLECTRONIC MARKETING	
WASHINGTON		(206) 455-3600	CONSULTANTS, INC	(317) 921-345
WISCONSIN		(414) 792-0590	1014/4	
International_		_	LORENZ SALES	(319) 3/7-466
		(02) 771-91-42	KANSAS	
BELGIUM, Bruxelles	IEL	(02) 762-37-12	Merriam LORENZ SALES	(913) 384-655
	TIY	61028	Minhisa	
FRANCE Paris	TEL	(1) 49-75-10-10 (1) 49-75-10-13 263282	LORENZ SALES	(316) 721-050
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	FAX	(1) 49-75-10-13	KENTUCKY	, ,
	TLX	263282	ELECTRONIC MARKETING	
WEST GERMANY.			CONSULTANTS, INC	(317) 921-345
Hannover area	TEL	(0511) 736085	MICHIGAN	(212) C44 F04
	FAX	922850	MIKE RAICK ASSOCIATES MISSOURI	(313) 644-504
Miinchoo		(089) 4114170	LORENZ SALES	(314) 997-455
Munchen	FAX	(089) 406490	NEBRASKA	(014) 007 400
	TIY	523883	LORENZ SALES	(402) 475-466
Stuttgart	TFI	(0711) 62 33 77	NEW MEYICO	
	FAX	(0711) 625187	THORSON DESERT STATES	(505) 293-855
	<u>TLX</u>	721882	NEW YORK	(045) 407 804
	TEL	852-5-8654525	NYCOM, INC	(315) 437-834
HONG KONG	EAV	852-5-8654335 67955AMDAPHX	OHIO	
HONG KONG	TIV	Or BUJANDAFITA	Centerville DOLFUSS ROOT & CO	(513) 433-677
	TLX	(02) 3390541		
	TLX TEL	(02) 3390541 (02) 3533241	Columbus	
	TLXTEL FAX	(02) 3390541 (02) 3533241 (02) 3498000	Columbus	(614) 885-484
HONG KONG	TEL	(02) 3390541 (02) 3533241 (02) 3498000 315286	Columbus DOLFUSS ROOT & CO	
ITALY, Milan	FAXTEL	315286	Columbus DOLFUSS ROOT & COStrongsville DOLFUSS ROOT & CO	
ITALY, Milan	FAXTEL TLX	315286	Columbus DOLFUSS ROOT & CO Strongsville DOLFUSS ROOT & CO	(216) 238-030
ITALY, Milan	FAXTEL TLX	315286	Columbus DOLFUSS ROOT & CO Strongsville DOLFUSS ROOT & CO PENNSYLVANIA DOLFUSS ROOT & CO	(216) 238-030
ITALY, Milan	FAXTEL TLX	315286	Columbus DOLFUSS ROOT & CO Strongsville DOLFUSS ROOT & CO	(216) 238-030

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, cohtact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



© 1988 Advanced Micro Devices, Inc.
026728