- Bidirectional Bus Transceivers in High-Density 20-Pin Packages
- Low-Power Versions of 'ALS245 Series
- 'ALS1245 Series Is Identical to 'ALS1645 Series
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

The SN54ALS1245A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS1245A is characterized for operation from 0°C to 70°C.


FUNCTION TABLE

INP	UTS	ODEDATION					
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	X	Isolation					

SN54ALS1245A . . . J PACKAGE SN74ALS1245A . . . DW OR N PACKAGE (TOP VIEW)




SN54ALS1245A . . . FK PACKAGE (TOP VIEW)



logic symbol†

OE G3 DIR 3EN1 [BA] 3EN2 [AB] 18 **B**1 \triangleright 2▽ 17 **A2 B2** 16 **A3 B3** 15 В4 14 **B5** Α5 13 **B6** A6 12 Α7 **B7** 11 **B8**

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

	7 V
Input voltage, V _I : All inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range, TA: SN54ALS	1245A –55°C to 125°C
SN74ALS	1245A 0°C to 70°C
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN5	4ALS12	45A	SN7	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
ІОН	High-level output current			-12			-15	mA
loL	Low-level output current			8			16	mA
TA	Operating free-air temperature	-55		125	0		70	°C



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	SN54	ALS12	45A	SN74	UNIT				
_ '	PARAMETER	IESI CON	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII		
٧ıK		V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V	
Voh		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2				
			$I_{OH} = -3 \text{ mA}$	$I_{OH} = -3 \text{ mA}$ 2.4 3.2			2.4	3.2		V	
VOH		V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2							
			$I_{OH} = -15 \text{ mA}$				2				
Voi		V _{CC} = 4.5 V	I _{OL} = 8 mA		0.25	0.4		0.25	0.4	V	
VOL	_	VCC = 4.5 V	I _{OL} = 16 mA					0.35	v		
١.	Control inputs	V _{CC} = 5.5 V	V _I = 7 V			0.1			0.1	mA	
11	A or B ports	VCC = 3.5 V	V _I = 5.5 V			0.1			0.1	ША	
lіН	Control inputs	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ	
ЧH	A or B ports‡	VCC = 5.5 V,	V - Z.7 V		20				20	μΛ	
ΙΙL	Control inputs	V _{CC} = 5.5 V,	$C = 5.5 \text{ V}, \qquad V_{I} = 0.4 \text{ V}$			-0.1			-0.1	mA	
	A or B ports‡	VCC = 5.5 V,	V = 0.4 V			-0.1			-0.1	ША	
IO§		$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-20		-112	-30		-112	mA	
			Outputs high		21	33		21	30		
ICC		V _{CC} = 5.5 V Outputs low 23 36			23	33	mA				
			Outputs disabled		25	40		25	36		

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C C _L R1 R2 T _A	UNIT			
			SN54ALS	1245A	SN74ALS1245A		
			MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	2	19	2	13	ns
^t PHL	AOIB	BOIA	2	15	2	13	
^t PZH	ŌĒ	A or B	8	30	8	25	ns
t _{PZL}	OE	AOIB	8	29	8	25	115
^t PHZ	ŌĒ	A or B	2	14	2	12	ns
t _{PLZ}	OE .	7.01.0	3	30	3	18	113

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] All typical values are V_{CC} = 5 V, T_A = 25°C.
‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.
§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
 - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms







6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-88737012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 88737012A SNJ54ALS 1245AFK	Samples
5962-8873701RA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-8873701RA SNJ54ALS1245AJ	Samples
SN74ALS1245AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS1245AN	Samples
SNJ54ALS1245AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 88737012A SNJ54ALS 1245AFK	Samples
SNJ54ALS1245AJ	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-8873701RA SNJ54ALS1245AJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

6-Feb-2020

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS1245A, SN74ALS1245A:

Catalog: SN74ALS1245A

Military: SN54ALS1245A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated