GND 7

- Driver Version of 'AS32
- High Capacitive-Drive Capability
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These devices contain four independent 2-input positive-OR buffers/drivers. The <u>perform</u> the Boolean functions Y = A + B or $Y = \overline{A} \bullet \overline{B}$ in positive logic.

The SN54AS1032A is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74AS1032A is characterized for operation from 0°C to 70°C.

	FUNCTION TABLE (each gate)								
I	INPUTS OUTPUT								
I	Α	В	Y						
	Н	Х	Н						
	Х	Н	н						
	L	L	L						

logic symbol[†]

	1		1	
1A	·	≥1⊳	3	
1B	2			1Y
	4			
2A			6	
2A 2B 3A	5			2Y
28	9			
3A			8	
0.0	10			3Y
3B 4A	12			
4A			11	
	13			4Y
4B				

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for the D, J, and N packages.

SN54AS1032A J PACKAGE SN74AS1032A D OR N PACKAGE (TOP VIEW)									
1A [1	\cup_{14}] v _{cc}						
1B [2	13] 4B						
1Y [3	12] 4A						
2A [4	11] 4Y						
2B [5	10] 3B						
2Y [6	9] 3A						

SDAS072B - DECEMBER 1982 - REVISED JANUARY 1995


8 3Y

SN54AS1032A ... FK PACKAGE (TOP VIEW)



NC - No internal connection

logic diagram (positive logic)



SDAS072B – DECEMBER 1982 – REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} Input voltage, V _I	
Operating free-air temperature range, T _A : SN54AS1032A	–55°C to 125°C
SN74AS1032A	0°C to 70°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions[‡]

		SN54AS1032A		SN7	UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-40			-48	mA
IOL	Low-level output current			40			48	mA
TA	Operating free-air temperature	-55		125	0		70	°C

[‡]These high sink- or source-current devices are not recommended for use above 40 MHz.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST O	TEST CONDITIONS			2A	SN74AS1032A			UNIT
PARAMETER	TEST CO				MAX	MIN	TYP§	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	lj = -18 mA			-1.2			-1.2	V
	V_{CC} = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} –2	2		V _{CC} -2			
Vон	$I_{OH} = -3 \text{ mA}$	$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		v
VОН	$V_{CC} = 4.5 V$	$I_{OH} = -40 \text{ mA}$	2						v
		$I_{OH} = -48 \text{ mA}$				2			
VOL	V _{CC} = 4.5 V	I _{OL} = 40 mA		0.25	0.5				V
VOL	VCC = 4.5 V	I _{OL} = 48 mA					0.35	0.5	v
lj	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
ЧН	V _{CC} = 5.5 V,	VI = 2.7 V			20			20	μA
١ _{١L}	V _{CC} = 5.5 V,	$V_I = 0.4 V$			-0.5			-0.5	mA
۱ ₀ ¶	V _{CC} = 5.5 V,	V _O = 2.25 V	-50		-200	-50		-200	mA
Іссн	$V_{CC} = 5.5 V,$	V _I = 4.5 V		7.7	11.5		7.7	11.5	mA
ICCL	V _{CC} = 5.5 V,	$V_{I} = 0$		14.7	24		14.7	24	mA

§ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS072B - DECEMBER 1982 - REVISED JANUARY 1995


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL RL TA	= 50 pF, = 500 Ω = MIN to	7		UNIT
			MIN	MAX	MIN	MAX	
^t PLH	A or B	v	1	7	1	6.3	200
^t PHL	AUID	T	1	7	1	6.3	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS072B - DECEMBER 1982 - REVISED JANUARY 1995



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_r = t_f = 2 ns, duty cycle = 50%.
- D. An input pulses have the following characteristics. PRR \leq 1 MHz, $t_{f} = t_{f} = 2$ hs, duty cycle
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

🐺 Texas Instruments	THE WORLI	LEADER I	N DSP AND	A N A L O G
	Advanced Search	🖬 TI Home	II TI&ME	🗆 Employment
	🖬 Tech Support	Comments	Site Map	TI Global

>> Semiconductor Home > Products > Digital Logic > Gates and Inverters > NOR Gates >

SN54AS1032A, Quadruple 2-Input Positive-OR Buffers/Drivers

Device Status: Active

- > Description
- Features
- > Datasheets
- > Pricing/Samples/Availability
- Application Notes
- Related Documents
- Training

Description

These devices contain four independent 2-input positive-OR buffers/drivers. They perform the Boolean

functions Y = A + B or ______ in positive logic.

The SN54AS1032A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS1032A is characterized for operation from 0°C to 70°C.

Features

- Driver Version of 'AS32
- High Capacitive-Drive Capability
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

file:////roarer/root/export/projects/bitting2/imagintch/2	20000914/09012000/TXII/09012000/sn54as1032a.html (1 of 2) [9/16/2000 3:34:24 PM]

Parameter Name	SN54AS1032A
Voltage Nodes (V)	5
Output Level	TTL

Datasheets

Full datasheet in Acrobat PDF: <u>sdas072b.pdf</u> (79 KB) Full datasheet in Zipped PostScript: <u>sdas072b.psz</u> (74 KB)

Pricing/Samples/Availability

Orderable Device	Package	Pins	Temp (°C)	<u>Status</u>	Price/unit USD (100-999)	PackQty	DSCC Number	<u>Availability /</u> <u>Samples</u>
5962-88730012A	<u>FK</u>	20	-55 TO 125	OBSOLETE				
5962-8873001CA	Ī	14	-55 TO 125	ACTIVE	5.51	1		Check stock or order
5962-8873001DA	W	14	-55 TO 125	OBSOLETE				
SN54AS1032AJ	Ī	14	-55 TO 125	OBSOLETE				
SNJ54AS1032AFK	<u>FK</u>	20	-55 TO 125	OBSOLETE				
SNJ54AS1032AJ	J	14	-55 TO 125	ACTIVE	5.51	1		Check stock or order

Application Reports

View Application Reports for Digital Logic

- Advanced Schottky (ALS and AS) Logic Families (SDAA010 Updated: 08/01/1995)
- <u>Advanced Schottky Load Management</u> (SDYA016 Updated: 02/01/1997)
- Designing With Logic (SDYA009C Updated: 06/01/1997)
- Input And Output Characteristics Of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)

Related Documents

- Documentation Rules (SAP) And Ordering Information (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- <u>MicroStar Junior BGA Design Summary</u> (SCET004, 284 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

Table Data Updated on: 9/1/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy

Texas Instruments