Data sheet acquired from Harris Semiconductor

## CMOS Hex Buffer/Converters

The CD4049UB and CD4050B devices are inverting and non-inverting hex buffers, respectively, and feature logiclevel conversion using only one supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ). The input-signal high level $\left(\mathrm{V}_{\mathrm{IH}}\right)$ can exceed the $\mathrm{V}_{\mathrm{CC}}$ supply voltage when these devices are used for logic-level conversions. These devices are intended for use as CMOS to DTL/TTL converters and can drive directly two DTL/TTL loads. ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}} \leq 0.4 \mathrm{~V}$, and $\mathrm{I}_{\mathrm{OL}} \geq 3.3 \mathrm{~mA}$.)

The CD4049UB and CD4050B are designated as replacements for CD4009UB and CD4010B, respectively. Because the CD4049UB and CD4050B require only one power supply, they are preferred over the CD4009UB and CD4010B and should be used in place of the CD4009UB and CD4010B in all inverter, current driver, or logic-level conversion applications. In these applications the CD4049UB and CD4050B are pin compatible with the CD4009UB and CD4010B respectively, and can be substituted for these devices in existing as well as in new designs. Terminal No. 16 is not connected internally on the CD4049UB or CD4050B, therefore, connection to this terminal is of no consequence to circuit operation. For applications not requiring high sink-current or voltage conversion, the CD4069UB Hex Inverter is recommended.

## Features

- CD4049UB Inverting
- CD4050B Non-Inverting
- High Sink Current for Driving 2 TTL Loads
- High-To-Low Level Logic Conversion
- $100 \%$ Tested for Quiescent Current at 20 V
- Maximum Input Current of $1 \mu \mathrm{~A}$ at 18 V Over Full Package Temperature Range; 100 nA at 18 V and $25^{\circ} \mathrm{C}$
- $5 \mathrm{~V}, 10 \mathrm{~V}$ and 15 V Parametric Ratings


## Applications

- CMOS to DTL/TTL Hex Converter
- CMOS Current "Sink" or "Source" Driver
- CMOS High-To-Low Logic Level Converter


## Ordering Information

| PART NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathbf{C}\right)$ | PACKAGE | PKG. <br> NO. |
| :--- | :---: | :--- | :--- |
| CD4049UBE | -55 to 125 | 16 Ld PDIP | E16.3 |
| CD4050BE | -55 to 125 | 16 Ld PDIP | E16.3 |
| CD4049UBF | -55 to 125 | 16 Ld CERDIP | F16.3 |
| CD4050BF | -55 to 125 | 16 Ld CERDIP | F16.3 |
| CD4050BM | -55 to 125 | 16 Ld SOIC | M16.3 |

NOTE: Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or customer service for ordering information.

## Pinouts



## Functional Block Diagrams

CD4049UB

$B \xrightarrow{5} \mathrm{O}^{4} \mathrm{H}=\overline{\text { B }}$
$c \xrightarrow{7} 0^{6} I=\bar{c}$
$D \xrightarrow{9}-10 \quad \mathrm{~J}=\overline{\mathrm{D}}$
$E \xrightarrow{11} \sim^{12} K=\bar{E}$

$N C=13$
$N C=16$

## CD4050B


$c \xrightarrow{7}>0-6$


NC $=13$
NC = 16

## Schematic Diagrams



FIGURE 1A. SCHEMATIC DIAGRAM OF CD4049UB, 1 OF 6 IDENTICAL UNITS


FIGURE 1B. SCHEMATIC DIAGRAM OF CD4050B, 1 OF 6 IDENTICAL UNITS

## Absolute Maximum Ratings

Supply Voltage (V+ to V-). . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 20 V
DC Input Current, Any One Input. . . . . . . . . . . . . . . . . . . . . . . $\pm 10 \mathrm{~mA}$

## Operating Conditions

Temperature Range $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

## Thermal Information


Maximum Junction Temperature (Plastic Package) . . . . . . . . $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $265^{\circ} \mathrm{C}$ (SOIC - Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

## DC Electrical Specifications

| PARAMETER | TEST CONDITIONS |  |  | LIMITS AT INDICATED TEMPERATURE ( ${ }^{\circ} \mathrm{C}$ ) |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 | -40 | 85 | 125 | 25 |  |  |  |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{O}} \\ & \text { (V) } \end{aligned}$ | $\begin{aligned} & V_{\text {IN }} \\ & \text { (V) } \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ |  |  |  |  | MIN | TYP | MAX |  |
| Quiescent Device Current IDD (Max) | - | 0,5 | 5 | 1 | 1 | 30 | 30 | - | 0.02 | 1 | $\mu \mathrm{A}$ |
|  | - | 0,10 | 10 | 2 | 2 | 60 | 60 | - | 0.02 | 2 | $\mu \mathrm{A}$ |
|  | - | 0,15 | 15 | 4 | 4 | 120 | 120 | - | 0.02 | 4 | $\mu \mathrm{A}$ |
|  | - | 0,20 | 20 | 20 | 20 | 600 | 600 | - | 0.04 | 20 | $\mu \mathrm{A}$ |
| Output Low (Sink) Current lol (Min) | 0.4 | 0,5 | 4.5 | 3.3 | 3.1 | 2.1 | 1.8 | 2.6 | 5.2 | - | mA |
|  | 0.4 | 0,5 | 5 | 4 | 3.8 | 2.9 | 2.4 | 3.2 | 6.4 | - | mA |
|  | 0.5 | 0,10 | 10 | 10 | 9.6 | 6.6 | 5.6 | 8 | 16 | - | mA |
|  | 1.5 | 0,15 | 15 | 26 | 25 | 20 | 18 | 24 | 48 | - | mA |
| Output High (Source) Current $\mathrm{IOH}^{(\mathrm{Min})}$ | 4.6 | 0,5 | 5 | -0.81 | -0.73 | -0.58 | -0.48 | -0.65 | -1.2 | - | mA |
|  | 2.5 | 0,5 | 5 | -2.6 | -2.4 | -1.9 | -1.55 | -2.1 | -3.9 | - | mA |
|  | 9.5 | 0,10 | 10 | -2.0 | -1.8 | -1.35 | -1.18 | -1.65 | -3.0 | - | mA |
|  | 13.5 | 0,15 | 15 | -5.2 | -4.8 | -3.5 | -3.1 | -4.3 | -8.0 | - | mA |
| Out Voltage Low Level $\mathrm{V}_{\mathrm{OL}}$ (Max) | - | 0,5 | 5 | 0.05 | 0.05 | 0.05 | 0.05 | - | 0 | 0.05 | V |
|  | - | 0,10 | 10 | 0.05 | 0.05 | 0.05 | 0.05 | - | 0 | 0.05 | V |
|  | - | 0,15 | 5 | 0.05 | 0.05 | 0.05 | 0.05 | - | 0 | 0.05 | V |
| Output Voltage High Level $\mathrm{V}_{\mathrm{OH}}$ (Min) | - | 0,5 | 5 | 4.95 | 4.95 | 4.95 | 4.95 | 4.95 | 5 | - | V |
|  | - | 0,10 | 10 | 9.95 | 9.95 | 9.95 | 9.95 | 9.95 | 10 | - | V |
|  | - | 0,15 | 15 | 14.95 | 14.95 | 14.95 | 14.95 | 14.95 | 15 | - | V |
| Input Low Voltage, $\mathrm{V}_{\mathrm{IL}}$ (Max) CD4049UB | 4.5 | - | 5 | 1 | 1 | 1 | 1 | - | - | 1 | V |
|  | 9 | - | 10 | 2 | 2 | 2 | 2 | - | - | 2 | V |
|  | 13.5 | - | 15 | 2.5 | 2.5 | 2.5 | 2.5 | - | - | 2.5 | V |
| Input Low Voltage, $\mathrm{V}_{\mathrm{IL}}$ (Max) CD4050B | 0.5 | - | 5 | 1.5 | 1.5 | 1.5 | 1.5 | - | - | 1.5 | V |
|  | 1 | - | 10 | 3 | 3 | 3 | 3 | - | - | 3 | V |
|  | 1.5 | - | 15 | 4 | 4 | 4 | 4 | - | - | 4 | V |
| Input High Voltage, $\mathrm{V}_{\mathrm{IH}}$ Min CD4049UB | 0.5 | - | 5 | 4 | 4 | 4 | 4 | 4 | - | - | V |
|  | 1 | - | 10 | 8 | 8 | 8 | 8 | 8 | - | - | V |
|  | 1.5 | - | 15 | 12.5 | 12.5 | 12.5 | 12.5 | 12.5 | - | - | V |

## DC Electrical Specifications (Continued)

| PARAMETER | TEST CONDITIONS |  |  | LIMITS AT INDICATED TEMPERATURE $\left({ }^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 | -40 | 85 | 125 | 25 |  |  |  |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{O}} \\ & \text { (V) } \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}$ (V) | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ |  |  |  |  | MIN | TYP | MAX |  |
| Input High Voltage, $\mathrm{V}_{\mathrm{IH}}$ Min CD4050B | 4.5 | - | 5 | 3.5 | 3.5 | 3.5 | 3.5 | 3.5 | - | - | V |
|  | 9 | - | 10 | 7 | 7 | 7 | 7 | 7 | - | - | V |
|  | 13.5 | - | 15 | 11 | 11 | 11 | 11 | 11 | - | - | V |
| Input Current, $\mathrm{I}_{\text {IN }}$ Max | - | 0,18 | 18 | $\pm 0.1$ | $\pm 0.1$ | $\pm 1$ | $\pm 1$ | - | $\pm 10^{-5}$ | $\pm 0.1$ | $\mu \mathrm{A}$ |

AC Electrical Specifications $\quad T_{A}=25^{\circ} \mathrm{C}$, Input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega$

| PARAMETER | TEST CONDITIONS |  | LIMITS (ALL PACKAGES) |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{CC}}$ | TYP | MAX |  |
| Propagation Delay Time Low to High, tpLH CD4049UB | 5 | 5 | 60 | 120 | ns |
|  | 10 | 10 | 32 | 65 | ns |
|  | 10 | 5 | 45 | 90 | ns |
|  | 15 | 15 | 25 | 50 | ns |
|  | 15 | 5 | 45 | 90 | ns |
| Propagation Delay Time Low to High, tpLH CD4050B | 5 | 5 | 70 | 140 | ns |
|  | 10 | 10 | 40 | 80 | ns |
|  | 10 | 5 | 45 | 90 | ns |
|  | 15 | 15 | 30 | 60 | ns |
|  | 15 | 5 | 40 | 80 | ns |
| Propagation Delay Time High to Low, tpHL CD4049UB | 5 | 5 | 32 | 65 | ns |
|  | 10 | 10 | 20 | 40 | ns |
|  | 10 | 5 | 15 | 30 | ns |
|  | 15 | 15 | 15 | 30 | ns |
|  | 15 | 5 | 10 | 20 | ns |
| Propagation Delay Time High to Low, tpHL CD4050B | 5 | 5 | 55 | 110 | ns |
|  | 10 | 10 | 22 | 55 | ns |
|  | 10 | 5 | 50 | 100 | ns |
|  | 15 | 15 | 15 | 30 | ns |
|  | 15 | 5 | 50 | 100 | ns |
| Transition Time, Low to High, $\mathrm{t}_{\text {TLH }}$ | 5 | 5 | 80 | 160 | ns |
|  | 10 | 10 | 40 | 80 | ns |
|  | 15 | 15 | 30 | 60 | ns |
| Transition Time, High to Low, ${ }_{\text {THL }}$ | 5 | 5 | 30 | 60 | ns |
|  | 10 | 10 | 20 | 40 | ns |
|  | 15 | 15 | 15 | 30 | ns |
| Input Capacitance, $\mathrm{C}_{\mathrm{IN}}$ CD4049UB | - | - | 15 | 22.5 | pF |
| Input Capacitance, $\mathrm{C}_{\mathrm{IN}}$ CD4050B | - | - | 5 | 7.5 | pF |

## Typical Performance Curves



FIGURE 2. MINIMUM AND MAXIMUM VOLTAGE TRANSFER CHARACTERISTICS FOR CD4049UB


FIGURE 4. TYPICAL OUTPUT LOW (SINK) CURRENT CHARACTERISTICS
$V_{\text {DS }}$, DRAIN TO SOURCE VOLTAGE (V)


FIGURE 6. TYPICAL OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS


FIGURE 3. MINIMUM AND MAXIMUM VOLTAGE TRANSFER CHARACTERISTICS FOR CD4050B


FIGURE 5. MINIMUM OUTPUT LOW (SINK) CURRENT DRAIN CHARACTERISTICS
$V_{D S}$, DRAIN TO SOURCE VOLTAGE (V)


FIGURE 7. MINIMUM OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS

Typical Performance Curves (Continued)


FIGURE 8. TYPICAL VOLTAGE TRANSFER CHARACTERISTICS AS A FUNCTION OF TEMPERATURE FOR CD4049UB


FIGURE 10. TYPICAL POWER DISSIPATION vs FREQUENCY CHARACTERISTICS


FIGURE 9. TYPICAL VOLTAGE TRANSFER CHARACTERISTICS AS A FUNCTION OF TEMPERATURE FOR CD4050B


FIGURE 11. TYPICAL POWER DISSIPATION vs INPUT RISE AND FALL TIMES PER INVERTER FOR CD4049UB


FIGURE 12. TYPICAL POWER DISSIPATION vs INPUT RISE AND FALL TIMES PER INVERTER FOR CD4050B

## Test Circuits



FIGURE 13. QUIESCENT DEVICE CURRENT TEST CIRCUIT


NOTE: Measure inputs sequentially, to both $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{SS}}$ connect all unused inputs to either $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$.

FIGURE 15. INPUT CURRENT TEST CIRCUIT


NOTE: Test any one input with other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$. FIGURE 14. INPUT VOLTAGE TEST CIRCUIT

CMOS 10 V LEVEL TO DTL/TTL 5V LEVEL


In Terminal - 3, 5, 7, 9, 11, or 14
Out Terminal-2, 4, 6, 10, 12 or 15
$V_{C C}$ Terminal - 1
$V_{\text {SS }}$ Terminal - 8
FIGURE 16. LOGIC LEVEL CONVERSION APPLICATION

$C_{L}$ INCLUDES FIXTURE CAPACITANCE
FIGURE 17. DYNAMIC POWER DISSIPATION TEST CIRCUITS

## Dual-In-Line Plastic Packages (PDIP)


$-\mathrm{B}-1$


NOTES:

1. Controlling Dimensions: $\operatorname{INCH}$. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. $E$ and $\mathrm{e}_{\mathrm{A}}$ are measured with the leads constrained to be perpendicular to datum $-\mathrm{C}-$.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $e_{C}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch ( 0.25 mm ).
9. $N$ is the maximum number of terminal positions.
10. Corner leads (1, $\mathrm{N}, \mathrm{N} / 2$ and $\mathrm{N} / 2+1$ ) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of $0.030-0.045$ inch ( $0.76-1.14 \mathrm{~mm}$ ).

## Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURATION A) 16 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.200 | - | 5.08 | - |
| b | 0.014 | 0.026 | 0.36 | 0.66 | 2 |
| b1 | 0.014 | 0.023 | 0.36 | 0.58 | 3 |
| b2 | 0.045 | 0.065 | 1.14 | 1.65 | - |
| b3 | 0.023 | 0.045 | 0.58 | 1.14 | 4 |
| c | 0.008 | 0.018 | 0.20 | 0.46 | 2 |
| c1 | 0.008 | 0.015 | 0.20 | 0.38 | 3 |
| D | - | 0.840 | - | 21.34 | 5 |
| E | 0.220 | 0.310 | 5.59 | 7.87 | 5 |
| e | 0.10 | SC |  | BSC | - |
| eA | 0.30 | SC |  | BSC | - |
| eA/2 | 0.15 | SC |  | BSC | - |
| L | 0.125 | 0.200 | 3.18 | 5.08 | - |
| Q | 0.015 | 0.060 | 0.38 | 1.52 | 6 |
| S1 | 0.005 | - | 0.13 | - | 7 |
| $\alpha$ | $90^{\circ}$ | $105^{\circ}$ | $90^{\circ}$ | $105^{\circ}$ | - |
| aaa | - | 0.015 | - | 0.38 | - |
| bbb | - | 0.030 | - | 0.76 | - |
| CCC | - | 0.010 | - | 0.25 | - |
| M | - | 0.0015 | - | 0.038 | 2, 3 |
| N | 16 |  | 16 |  | 8 |

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36 mm ( 0.014 inch ) or greater above the seating plane, shall not exceed a maximum value of $0.61 \mathrm{~mm}(0.024$ inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.3 (JEDEC MS-013-AA ISSUE C) 16 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 | - |  |  |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - |  |  |
| B | 0.013 | 0.0200 | 0.33 | 0.51 | 9 |  |  |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 | - |  |  |
| D | 0.3977 | 0.4133 | 10.10 | 10.50 | 3 |  |  |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |  |  |
| e | 0.050 BSC |  | 1.27 BSC |  | - |  |  |
| H | 0.394 | 0.419 | 10.00 | 10.65 | - |  |  |
| h | 0.010 | 0.029 | 0.25 | 0.75 | 5 |  |  |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |  |  |
| N | 16 |  |  | 16 |  |  | 7 |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |  |  |

Rev. 0 12/93

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent Tl deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

Tl assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

| Products |  |  | Development Tools |  |  | Applications |  | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 60 | GO |  |  | G0 |  |  |
| Search |  |  | $\square$ Advanced Search | $\square$ TI Home |  | $\square \mathrm{TI} \mathrm{S}^{\text {ME }}$ | $\square$ Employment |  |
|  | GO |  | $\square$ Tech Support | $\square$ Comments |  | $\square$ Site Map | - TI Global |  |

PRODUCT FOLDER |
PRODUCT INFO:
FEATURES \| DESCRIPTION \| DEVICE USES DATASHEETS \| PRICING/AVAILABILITY APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

## CD4049UB, CMOS Hex Inverting Buffer/ Converter

DEVICE STATUS: ACTIVE

| PARAMETER NAME | CD4049UB |
| :--- | :--- |
| Voltage Nodes (V) | $5,10,15$ |
| Vcc range (V) | 3.0 to |
| Input Level | CMOS |
| Output Level | CMOS |
| No. of Outputs | 6 |
| Output Drive | $-1.2 / 5.2$ |
| tpd(max) (ns) | 150 |
| Static Current | 0.001 |
| Logic | Inv |

FEATURES - Back to Top

- CD4049UB Inverting
- CD4050B Non-Inverting
- High Sink Current for Driving 2 TTL Loads
- High-To-Low Level Logic Conversion
- 100\% Tested for Quiescent Current at 20V
- Maximum Input Current of 1uA at 18V Over Full Package Temperature Range; 100nA at 18 V and $25^{\circ} \mathrm{C}$
- $5 \mathrm{~V}, 10 \mathrm{~V}$ and 15 V Parametric Ratings

DESCRI PTI ON $\triangle$ Back to Top

The CD4049UB and CD4050B devices are inverting and non-inverting hex buffers, respectively, and feature logic-level conversion using only one supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ). The input-signal high level $\left(\mathrm{V}_{1 H}\right)$ can exceed the $\mathrm{V}_{\mathrm{CC}}$ supply voltage when these devices are used for logic-level conversions. These devices are intended for use as CMOS to DTL/TTL converters

2 of 3
and can drive directly two DTL/TTL loads. $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}<=0.4 \mathrm{~V}\right.$, and $\mathrm{I} \mathrm{OL}>=3.3 \mathrm{~mA}$. $)$
The CD4049UB and CD4050B are designated as replacements for CD4009UB and CD4010B, respectively. Because the CD4049UB and CD4050B require only one power supply, they are preferred over the CD4009UB and CD4010B and should be used in place of the CD4009UB and CD4010B in all inverter, current driver, or logic-level conversion applications. In these applications the CD4049UB and CD4050B are pin compatible with the CD4009UB and CD4010B respectively, and can be substituted for these devices in existing as well as in new designs. Terminal No. 16 is not connected internally on the CD4049UB or CD4050B, therefore, connection to this terminal is of no consequence to circuit operation. For applications not requiring high sink-current or voltage conversion, the CD4069UB Hex Inverter is recommended.

## DEVICE USES

$\triangle$ Back to Top

- CMOS to DTL/TTL Hex Converter
- CMOS Current "Sink" or "Source" Driver
- CMOS High-To-Low Logic Level Converter


## TECHNI CAL DOCUMENTS

$\triangle$ Back to Top
To view the following documents, Acrobat Reader 3.x is required.
To download a document to your hard drive, right-click on the link and choose 'Save'.

## DATASHEET

- Back to Top

Full datasheet in Acrobat PDF: schs046a.pdf (77 KB) (Updated: 05/06/1999)
Full datasheet in Zipped PostScript: schs046a.psz (78 KB)

## APPLICATION NOTES <br> $\triangle$ Back to Top

View Application Reports for Digital Logic

## RELATED DOCUMENTS

$\triangle$ Back to Top

- Documentation Rules (SAP) And Ordering Information (SZZU001B, 4 KB - Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB - Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB - Updated: 07/28/2000)
- More Power In Less Space - Technical Article (SCAU001A, 850 KB - Updated: 03/01/1996)

PRICI NG/ AVAI LABI LI TY

| $\frac{\text { ORDERABLE }}{\text { DEVICE }}$ | PACKAGE | PINS | $\frac{\text { TEMP }}{(\underline{O C})}$ | STATUS | $\begin{aligned} & \frac{\text { BUDGETARY }}{\text { PRICE }} \\ & \text { US } \$ / \text { UNIT } \\ & \text { QTY }=1000+ \end{aligned}$ | $\frac{\text { PACK }}{\text { QTY }}$ | $\begin{gathered} \text { DSCC } \\ \text { NUMBER } \end{gathered}$ | PRICING/AVAILABILITY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4049UBDW | DW | 16 | $\begin{gathered} -40 \\ \text { TO } \\ 85 \end{gathered}$ | ACTIVE | 0.37 | 40 |  | Check stock or order |
| CD4049UBDWR | DW | 16 | $\begin{gathered} -40 \\ \text { TO } \\ 85 \end{gathered}$ | ACTIVE | 0.37 | 2000 |  | Check stock or order |
| CD4049UBE | N | 16 | -40 TO | ACTIVE | 0.30 | 25 |  | Check stock or order |


|  |  |  | 85 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4049UBF | 1 | 16 | -55 TO 125 | ACTIVE | 2.19 | 1 | Check stock or order |
| CD4049UBF3A | $L$ | 16 | -55 TO 125 | ACTIVE | 2.57 | 1 | Check stock or order |
| CD4049UBM | D | 16 | $\begin{gathered} -40 \\ \text { TO } \\ 85 \end{gathered}$ | OBSOLETE |  |  | Replaced by CD4049UBDW |
| CD4049UBM96 | D | 16 | $\begin{gathered} -40 \\ \text { TO } \\ 85 \end{gathered}$ | OBSOLETE |  |  | Replaced by CD4049UBDWR |
| CD4049UBNS | NS | 16 | $\begin{gathered} -55 \\ \text { TO } \\ 125 \end{gathered}$ | PREVIEW |  |  | Check stock or order |
| CD4049UBNSR | NS | 16 | $\begin{gathered} -55 \\ \text { TO } \\ 125 \end{gathered}$ | ACTIVE | 0.47 | 2000 | Check stock or order |
| CD4049UBPW | PW | 16 | $\begin{gathered} -55 \\ \text { TO } \\ 125 \end{gathered}$ | OBSOLETE |  |  |  |
| CD4049UBPWR | PW | 16 | $\begin{gathered} -55 \\ \text { TO } \\ 125 \end{gathered}$ | ACTIVE | 0.38 | 2000 | Check stock or order |
| JM38510/05553BEA | 1 | 16 | -55 TO 125 | ACTIVE | 13.94 | 1 | Check stock or order |

Table Data Updated on: 11/8/2000
@ Copyright 2000 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy | Important Notice


PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION| DEVICE USES DATASHEETS | PRICING/AVAILABILITY APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

## CD4050B, CMOS Hex Non-I nverting Buffer/ Converter

DEVICE STATUS: ACTIVE

| PARAMETER NAME | CD4050B |
| :--- | :--- |
| Voltage Nodes (V) | $5,10,15$ |
| Vcc range (V) | 3.0 to |
| Input Level | CMOS |
| Output Level | CMOS |
| Output Drive | $-3.9 / 6.4$ |
| tpd(max) (ns) | 140 |
| Static Current | 0.001 |

FEATURES

- CD4049UB Inverting
- CD4050B Non-Inverting
- High Sink Current for Driving 2 TTL Loads
- High-To-Low Level Logic Conversion
- 100\% Tested for Quiescent Current at 20V
- Maximum Input Current of 1 uA at 18 V Over Full Package Temperature Range; 100nA at 18 V and $25^{\circ} \mathrm{C}$
- $5 \mathrm{~V}, 10 \mathrm{~V}$ and 15 V Parametric Ratings


## DESCRI PTI ON

The CD4049UB and CD4050B devices are inverting and non-inverting hex buffers, respectively, and feature logic-level conversion using only one supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ). The input-signal high level $\left(\mathrm{V}_{1 H}\right)$ can exceed the $\mathrm{V}_{\mathrm{CC}}$ supply voltage when these devices are used for logic-level conversions. These devices are intended for use as CMOS to DTL/TTL converters and can drive directly two $\mathrm{DTL} / \mathrm{TL}$ loads. $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}<=0.4 \mathrm{~V}\right.$, and I OL $>=3.3 \mathrm{~mA}$. $)$

2 of 3
respectively. Because the CD4049UB and CD4050B require only one power supply, they are preferred over the CD4009UB and CD4010B and should be used in place of the CD4009UB and CD4010B in all inverter, current driver, or logic-level conversion applications. In these applications the CD4049UB and CD4050B are pin compatible with the CD4009UB and CD4010B respectively, and can be substituted for these devices in existing as well as in new designs. Terminal No. 16 is not connected internally on the CD4049UB or CD4050B, therefore, connection to this terminal is of no consequence to circuit operation. For applications not requiring high sink-current or voltage conversion, the CD4069UB Hex Inverter is recommended.

## DEVICE USES

- Back to Top
- CMOS to DTL/TTL Hex Converter
- CMOS Current "Sink" or "Source" Driver
- CMOS High-To-Low Logic Level Converter


## TECHNI CAL DOCUMENTS

 _ Back to TopTo view the following documents, Acrobat Reader 3.x is required.
To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET
$\triangle$ Back to Top
Full datasheet in Acrobat PDF: schs046a.pdf (77 KB) (Updated: 05/06/1999)
Full datasheet in Zipped PostScript: schs046a.psz (78 KB)

APPLICATION NOTES
$\triangle$ Back to Top

## View Application Reports for Digital Logic

- Timing Differences Of 10-pF Versus 50pF Loading (SCEA004 - Updated: 11/01/1996)


## RELATED DOCUMENTS

- Back to Top
- Documentation Rules (SAP) And Ordering Information (SZZU001B, 4 KB - Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB - Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB - Updated: 07/28/2000)
- More Power In Less Space - Technical Article (SCAU001A, 850 KB - Updated: 03/01/1996)

PRICI NG/ AVAI LABI LI TY

| $\frac{\text { ORDERABLE }}{\text { DEVICE }}$ | PACKAGE | PINS | $\frac{\text { TEMP }}{(\underline{O} \mathrm{C})}$ | STATUS | $\begin{aligned} & \text { BUDGETARY } \\ & \begin{array}{l} \text { PRICE } \\ \text { US } \$ / U N I T \\ \text { QTY }=1000+ \end{array} \\ & \hline \end{aligned}$ | $\frac{\mathrm{PACK}}{\mathrm{QTY}}$ | $\begin{gathered} \text { DSCC } \\ \text { NUMBER } \end{gathered}$ | PRICING/AVAILABILITY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4050BDW | DW | 16 | $\begin{array}{\|c\|} \hline-40 \\ \text { TO } 85 \\ \hline \end{array}$ | ACTIVE | 0.40 | 40 |  | Check stock or order |
| CD4050BDWR | DW | 16 | $\begin{gathered} -40 \\ \text { TO } 85 \end{gathered}$ | ACTIVE | 0.40 | 2000 |  | Check stock or order |
| CD4050BE | N | 16 | $\begin{gathered} -40 \\ \text { TO } 85 \end{gathered}$ | ACTIVE | 0.33 | 25 |  | Check stock or order |
| CD4050BF | $L$ | 16 | $\begin{gathered} \hline-55 \\ \text { TO } \\ 125 \end{gathered}$ | ACTIVE | 2.20 | 1 |  | Check stock or order |

3 of 3

| CD4050BF3A | L | 16 | -55 <br> TO <br> 125 | ACTIVE | 2.59 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4050BM | $\underline{D}$ | 16 | -40 <br> TO 85 | OBSOLETE |  |  |  |
| CDeck stock or order |  |  |  |  |  |  |  |
| CD4050BPWR | $\underline{\text { PW }}$ | 16 | -55 <br> TO <br> 125 | ACTIVE | 0.40 | 2000 |  |
| JM38510/05554BEA by | CD |  | 16 | -55 <br> TO <br> 125 | ACTIVE | 12.51 | 1 |

Table Data Updated on: 11/8/2000
© Copyright 2000 Texas Instruments Incorporated. All rights reserved. Irademarks | Privacy Policy | Important Notice

