

Q

**High Speed CMOS
32-Bit Latch
in Millipaq™**

QS74FCT4X373ATQ3
QS74FCT4X373CTQ3
QS74FCT4X2373ATQ3

FEATURES/BENEFITS

- 32-bit Function compatible to the 74F373 74ABT373, 74FCT373T and 74FCT2373T
- QS74FCT4X373T: $I_{OL} = 48 \text{ mA}$
- QS74FCT4X2373T: $I_{OL} = 12 \text{ mA}$
- Low CMOS power consumption
- Ground bounce controlled outputs
- A and C speed grades; 4.2 ns t_{PD} for C
- Smallest footprint 32-bit logic solution
- 80-pin, 150-mil Millipaq package (Q3)
- Easy layout flow-through pinout
- Tube or tape-and-reel shipment
- TTL-compatible input and output levels
- Undershoot clamp diodes on all inputs

DESCRIPTION

The FCT4X373T and FCT4X2373T are 32-bit transparent latches with three-state outputs that are useful for bus-oriented applications. Four sets of Output Enable (\overline{OE}) and Latch Enable (LE) inputs control operation of the device. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression (see QSI Application Note AN-01), and outputs will not load an active bus when V_{CC} is removed from the device. The Millipaq 80-pin small outline package provides the smallest possible footprint while also offering an easy to layout flow-through, dual-in-line format.

Figure 1. Funtional Block Diagram




Figure 2. Pin Configuration
(All Pins Top View)




Table 1. Pin Description

Name	I/O	Description
Di	I	Data Inputs
O _i	O	Data Outputs
LE0	I	Latch Enable, O7-O0
LE1	I	Latch Enable, O15-O8
LE2	I	Latch Enable, O23-O16
LE3	I	Latch Enable, O31-O24
$\overline{OE}0$	I	Output Enable, O7-O0
$\overline{OE}1$	I	Output Enable, O15-O8
$\overline{OE}2$	I	Output Enable, O23-O16
$\overline{OE}3$	I	Output Enable, O31-O24

Table 2. Function Table

$\overline{OE}n$	LEn	Di	Internal Q Value	Outputs O _i	Function
H	X	X	X	Hi-Z	Disable Outputs
L	X	X	H	H	Enable Outputs
L	X	X	L	L	
X	H	L	L	X	Pass Input Data
X	H	H	H	X	
X	L	X	Q	X	Hold Prior Data

Table 3. Absolute Maximum Ratings

Supply Voltage to Ground	-0.5V to +7.0V
DC Output Voltage V_{OUT}	-0.5V to +7.0V
DC Input Voltage V_{IN}	-0.5V to +7.0V
AC Input Voltage (for a pulse width ≤ 20 ns)	-3.0V
DC Input Diode Current with $V_{IN} < 0$	-20 mA
DC Output Diode Current with $V_{OUT} < 0$	-50 mA
DC Output Current Max. Sink Current/Pin	120 mA
Maximum Power Dissipation	1.4 watts (0 LFPM)
T_{STG} Storage Temperature	-65° to +150°C

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device resulting in functional or reliability type failures.

Table 4. Capacitance

$T_A = 25^\circ\text{C}$, $f = 1$ MHz, $V_{IN} = 0\text{V}$, $V_{OUT} = 0\text{V}$

Pins	Typ	Unit
1-9, 11-19, 21-29, 31-39, 41, 51, 61, 71	4	pF
42-49, 52-59, 62-69, 72-79	6	pF

Note: Capacitance is characterized but not production tested.

Table 5. DC Electrical Characteristics Over Operating Range

Commercial $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5.0\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
V_{IH}	Input HIGH Voltage	Logic HIGH for All Inputs	2.0	—	—	V
V_{IL}	Input LOW Voltage	Logic LOW for All Inputs	—	—	0.8	V
ΔV_T	Input Hysteresis	$V_{TLH} - V_{THL}$ for All Inputs ⁽³⁾	—	0.2	—	V
$ I_{IH} $ $ I_{IL} $	Input Current Input HIGH or LOW	$V_{CC} = \text{Max.}, 0 \leq V_{IN} < V_{CC}$	—	—	5	μA
$ I_{OZ} $	Off-State Output Current (Hi-Z)	$V_{CC} = \text{Max.}, 0 \leq V_{IN} \leq V_{CC}$	—	—	5	μA
I_{OS}	Short Circuit Current QS74FCT4X373T	$V_{CC} = \text{Max.}, V_{OUT} = \text{GND}^{(2,3)}$	-60	—	—	mA
I_{OR}	Current Drive QS74FCT4X2373T (25 Ω)	$V_{CC} = \text{Max.}, V_{OUT} = 2.0\text{V}$	50	—	—	mA
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18 \text{ mA}^{(3)}$	—	-0.7	-1.2	V
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -15 \text{ mA}$	2.4	—	—	V
V_{OL}	Output LOW Voltage QS74FCT4X373T	$V_{CC} = \text{Min.}, I_{OL} = 48 \text{ mA}$	—	—	0.50	V
V_{OL}	Output LOW Voltage QS74FCT4X2373T (25 Ω)	$V_{CC} = \text{Min.}, I_{OL} = 12 \text{ mA}$	—	—	0.50	V
R_{OUT}	Output Resistance QS74FCT4X2373T (25 Ω)	$V_{CC} = \text{Min.}, I_{OL} = 12 \text{ mA}$	20	28	40	Ω

Notes:

1. Typical values indicate $V_{CC} = 5.0\text{V}$ and $T_A = 25^\circ\text{C}$.
2. Not more than one output should be shorted and the duration is ≤ 1 second.
3. These parameters are guaranteed by design but not production tested.

TABLE 6. Power Supply Characteristics

Symbol	Parameter	Test Conditions ⁽¹⁾	Typ	Max	Unit
I _{cc}	Quiescent Power Supply Current	V _{cc} = Max., Freq = 0 0V ≤ V _{IN} ≤ 0.2V or V _{cc} -0.2V ≤ V _{IN} ≤ V _{cc}	—	6.0	mA
ΔI _{cc}	Supply Current per Input @ TTL HIGH	V _{cc} = Max., V _{IN} = 3.4V, Freq = 0 ⁽²⁾	—	2.0	mA
Q _{CCD}	Supply Current per Output per MHz	V _{cc} = Max., Outputs Open and Enabled One Bit Toggling @ 50% Duty Cycle Other Inputs at GND or V _{cc} ^(3,4)	90	—	μA/ MHz

Notes:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC specifications.
2. Per TTL driven input (V_{IN} = 3.4V).
3. For flip-flops, Q_{CCD} is measured by switching one of the data input pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance. This parameter is guaranteed by design but not production tested.
4. Total power supply current (I_c) can be computed using the above parameters as explained in *FCT-T Family Characteristics*.

Table 7. Switching Characteristics Over Operating Range

Commercial T_A = 0°C to 70°C, V_{cc} = 5.0V ± 5%

C_{LOAD} = 50 pF, R_{LOAD} = 500Ω unless otherwise noted.

Symbol	Description	4X373A/4X2373A		4X373C		Unit
		Min	Max	Min	Max	
t _{PHL} t _{PLH}	Propagation Delay ⁽¹⁾ Di to Oi	1.5	5.2	1.5	4.2	ns
t _{PHLE} t _{PLHE}	Propagation Delay ⁽¹⁾ LE HIGH to Oi	2.0	8.5	2.0	5.5	ns
t _{PZH} t _{PZL}	Output Enable Time ⁽¹⁾ \overline{OE} to Oi	1.5	6.5	1.5	5.5	ns
t _{PHZ} t _{PLZ}	Output Disable Time ⁽²⁾ \overline{OE} to Oi	1.5	5.5	1.5	5.0	ns
t _s	Data Setup Time Di to LE, HIGH or LOW	2.0	—	2.0	—	ns
t _H	Data Hold Time Di to LE, HIGH or LOW	1.5	—	1.5	—	ns
t _w	Clock Pulse Width ⁽²⁾ HIGH or LOW	5.0	—	4.0	—	ns
t _{SKO}	Rising Edge Skew ⁽²⁾	—	1.0	—	1.0	ns

Notes:

1. Minimums guaranteed but not production tested. See Test Circuit and Waveforms.
2. This parameter is guaranteed but not production tested.