

SCES630A-JULY 2005-REVISED AUGUST 2005


FEATURES

- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V V_{cc} Operation
- Typical t_{pd} of 5.1 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 5 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 5 V, T_A = 25°C
- Supports Mixed-Mode Voltage Operation on All Ports

| | (ТО | P VI | EW) | |
|---------------------|--------|------|----------|---------------------------|
| <u>OE</u> [1Q [| 1 2 | υ | 20 19 |] V _{CC}] 8Q |
| 1D [| 3 | | 18 | 8D |
| 2D [| 4 | | 17 | 7D |
| 2Q [| 5 | | 16 |] 7Q |
| 3Q [| 6 | | 15 | 6Q |
| 3D [| 7 | | 14 | 6D |
| 4D [| 8 | | 13 | 5D |
| 4Q [| 9 | | 12 | 5Q |
| GND [| 10 | | 11 | LE |

DB, DW, NS, OR PW PACKAGE

- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

The SN74LV373AT is an octal transparent D-type latch. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

| T _A | PAC | KAGE ⁽¹⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING | |
|----------------|------------|---------------------|-----------------------|------------------|--|
| | QFN – RGY | Reel of 1000 | SN74LV373ATRGYR | W373 | |
| | SOIC - DW | Tube of 25 | SN74LV373ATDW | L \/272AT | |
| | 50IC - DW | Reel of 2500 | SN74LV373ATDWR | – LV373AT | |
| 40°C to 125°C | SOP – NS | Reel of 2000 | SN74LV373ATNSR | 74LV373AT | |
| –40°C to 125°C | SSOP – DB | Reel of 2000 | SN74LV373ATDBR | LV373AT | |
| | | Tube of 70 | SN74LV373ATPW | LV373AT | |
| | TSSOP – PW | Reel of 2000 | SN74LV373ATPWR | | |
| | | Reel of 250 | SN74LV373ATPWT | | |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN74LV373AT **OCTAL TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS

SCES630A-JULY 2005-REVISED AUGUST 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

Texas

STRUMENTS www.ti.com

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

| (EACH LATCH) | | | | | | | | |
|--------------|--------|---|----------------|--|--|--|--|--|
| | INPUTS | | OUTPUT | | | | | |
| OE | Q | | | | | | | |
| I | Н | Н | Н | | | | | |
| L | Н | L | L | | | | | |
| L | L | Х | Q ₀ | | | | | |
| Н | Х | Х | Z | | | | | |

FUNCTION TABLE

LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels

SCES630A-JULY 2005-REVISED AUGUST 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|--|--|------|-----------------------|------|
| V _{CC} | Supply voltage range | | -0.5 | 7 | V |
| VI | Input voltage range ⁽²⁾ | nput voltage range ⁽²⁾ | | 7 | V |
| Vo | Voltage range applied to any output in th | e high-impedance or power-off state ⁽²⁾ | -0.5 | 7 | V |
| Vo | Output voltage range ⁽²⁾⁽³⁾ | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -20 | mA |
| I _{OK} | Output clamp current | $V_{O} < 0 \text{ or } V_{O} > V_{CC}$ | | ±50 | mA |
| I _O | Continuous output current | $V_{O} = 0$ to V_{CC} | | ±35 | mA |
| | Continuous current through V_{CC} or GND | | | ±70 | mA |
| | | DB package ⁽⁴⁾ | | 70 | |
| | | DW package ⁽⁴⁾ | | 58 | |
| θ_{JA} | Package thermal impedance | NS package ⁽⁴⁾ | | 60 | °C/W |
| | | PW package ⁽⁴⁾ | | 83 | |
| | | RGY package ⁽⁵⁾ | | 37 | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

(5) The package thermal impedance is calculated in accordance with JESD 51-5.

Recommended Operating Conditions⁽¹⁾

| | | | MIN | MAX | UNIT |
|---------------------|------------------------------------|--|-----|-----------------|------|
| V _{CC} | Supply voltage | | 4.5 | 5.5 | V |
| V _{IH} | High-level input voltage | V_{CC} = 4.5 V to 5.5 V | 2 | | V |
| V _{IL} | Low-level input voltage | V_{CC} = 4.5 V to 5.5 V | | 0.8 | V |
| VI | Input voltage | | 0 | 5.5 | V |
| V | Output voltage | High or low state | 0 | V _{CC} | V |
| Vo | | 3-state | 0 | 5.5 | v |
| I _{OH} | High-level output current | V_{CC} = 4.5 V to 5.5 V | | -16 | mA |
| I _{OL} | Low-level output current | V_{CC} = 4.5 V to 5.5 V | | 16 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | $V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$ | | 20 | ns/V |
| T _A | Operating free-air temperature | | -40 | 125 | °C |

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74LV373AT OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES630A-JULY 2005-REVISED AUGUST 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | v _{cc} | T _A = 25°C | | | T _A = −40°C to 85°C | | T _A = −40°C to 125°C | | UNIT | |
|-----------------------|---|-----------------|-----------------------|-----|-------|-----------------------------------|------|------------------------------------|------|------|--|
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | | |
| N/ | I _{OH} = -50 μA | 4.5 V | 4.4 | 4.5 | | 4.4 | | 4.4 | | V | |
| V _{OH} | $I_{OH} = -16 \text{ mA}$ | 4.5 V | 3.8 | | | 3.8 | | 3.8 | | v | |
| N/ | I _{OL} = 100 μA | 4.5 V | | 0 | 0.1 | | 0.1 | | 0.1 | V | |
| V _{OL} | I _{OL} = 16 mA | 4.5 V | | | 0.55 | | 0.55 | | 0.55 | v | |
| I _I | $V_{I} = 5.5 \text{ or GND}$ | 0 to 5.5 V | | | ±0.1 | | ±1 | | ±1 | μA | |
| I _{OZ} | $V_{O} = V_{CC}$ or GND | 5.5 V | | | ±0.25 | | ±2.5 | | ±2.5 | μA | |
| I _{CC} | $V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$ | 5.5 V | | | 2 | | 20 | | 20 | μA | |
| $\Delta I_{CC}^{(1)}$ | One input at 3.4 V, Other inputs at V_{CC} or GND | 5.5 V | | | 40 | | 50 | | 50 | μA | |
| I _{off} | V_{I} or $V_{O} = 0$ to 5.5 V | 0 | | | 0.5 | | 5 | | 5 | μA | |
| Ci | $V_I = V_{CC}$ or GND | | | 4 | 10 | | 10 | | 10 | pF | |
| Co | $V_0 = V_{CC}$ or GND | | | 7.5 | | | | | | pF | |

(1) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| | | | T _A = 2 | 25°C | T _A = −40°C to 85°C | | T _A = - to 12 | UNIT | |
|-----------------|---|-------------|--------------------|------|-----------------------------------|-----|-----------------------------|------|----|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| tw | Pulse duration, LE high | | 6.5 | | 8.5 | | 8.5 | | ns |
| t _{su} | Setup time, data before LE \downarrow | High or low | 1.5 | | 1.5 | | 1.5 | | ns |
| t _h | Hold time, data after LE \downarrow | High or low | 3.5 | | 3.5 | | 3.5 | | ns |

Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

| PARAMETER | RAMETER FROM TO LOAD (INPUT) (OUTPUT) CAPACITANCE | | Т, | ע = 25° | с | T _A = - to 8 | | T _A = - to 12 | -40°C 25°C | UNIT | |
|--------------------|--|----------|------------------------|---------|-----|----------------------------|-----|-----------------------------|---------------|------|----|
| | (INPOT) | (001201) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| + | D | Q | | 2.9 | 5.1 | 8.5 | 1 | 9.5 | 1 | 10 | |
| t _{pd} | LE | Q | C = 15 pF | 3.5 | 7.7 | 12.3 | 1 | 13.5 | 1 | 14 | 20 |
| t _{en} | OE | Q | C _L = 15 pF | 3.5 | 6.3 | 10.9 | 1 | 12.5 | 1 | 13 | ns |
| t _{dis} | OE | Q | | 1.7 | 3.3 | 7.2 | 1 | 8.5 | 1 | 9 | |
| + | D | Q | | 4.4 | 5.9 | 9.5 | 1 | 10.5 | 1 | 11 | |
| t _{pd} | LE | Q | | 4.8 | 8.5 | 13.3 | 1 | 14.5 | 1 | 15 | |
| t _{en} | OE | Q | C _L = 50 pF | 5 | 7.1 | 11.9 | 1 | 13.5 | 1 | 14 | ns |
| t _{dis} | OE | Q | | 3 | 8.8 | 11.2 | 1 | 12 | 1 | 12.5 | |
| t _{sk(o)} | | | | | | | | 1 | | 1 | |

Noise Characteristics⁽¹⁾

 $V_{CC}=5~V,~C_L=50~pF,~T_A=25^\circ C$

| | PARAMETER | MIN | TYP | MAX | UNIT |
|---------------------|---|------|------|------|------|
| V _{OL(P)} | Quiet output, maximum dynamic V _{OL} | | 0.8 | 1 | V |
| V _{OL(V)} | Quiet output, minimum dynamic V _{OL} | | -0.6 | -0.8 | V |
| V _{OH(V)} | Quiet output, minimum dynamic V _{OH} | | 2.9 | | V |
| V _{IH(D)I} | High-level dymanic input voltage | 2.31 | | | V |
| V _{IL(D)} | Low-level dynamic input voltage | | | 0.99 | V |

(1) Characteristics are for surface-mount packages only.


Operating Characteristics

 $V_{CC} = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$

| | PARAMETER | | TEST CO | NDITIONS | TYP | UNIT |
|-----------------|-------------------------------|-----------------|-------------------------|------------|------|------|
| C _{pd} | Power dissipation capacitance | Outputs enabled | C _L = 50 pF, | f = 10 MHz | 15.5 | pF |


SCES630A-JULY 2005-REVISED AUGUST 2005

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z₀ = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.



PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| SN74LV373ATDB | ACTIVE | SSOP | DB | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LV373ATNS | ACTIVE | SO | NS | 20 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated