

54LS92, 7492, 54L93, 5493, 7493

Decade, Divide-By-Twelve AND Binary Counters

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a threestage binary counter for which the count cycle length is divide-by-five.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93, SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS MARCH 1974-REVISED MARCH 1988

'90A, 'LS90 . . . Decade Counters '92A, 'LS92 . . . Divide By-Twelve Counters

'93A, 'LS93 . . . 4-Bit Binary Counters

TYPES	TYPICAL
TTPES	POWER DISSIPATION
'90A	145 mW
'92A, '93A	130 mW
'LS90, 'LS92, 'LS93	45 mW

description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a threestage binary counter for which the count cycle length is divide-by-five for the '90A and 'LS90, divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93.

All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the Q_A output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the Q_D output to the CKA input and applying the input count to the CKB input which gives a divide-by-ten square wave at output Q_A .

SN5490A, SN54LS90 J OR W PACKAGE SN7490A N PACKAGE SN74LS90 D OR N PACKAGE
(TOP VIEW)
CKB 1 14 CKA R0(1) 2 13 NC R0(2) 3 12 QA NC 4 11 QD VCC 5 10 GND R9(1) 6 9 QB R9(2) 7 8 QC
SN5492A, SN54LS92 J OR W PACKAGE SN7492A N PACKAGE SN74LS92 D OR N PACKAGE (TOP VIEW)
$\begin{array}{c c} CKB & [1] & 14] CKA \\ NC & [2] & 13] NC \\ NC & [3] & 12] Q_{A} \\ NC & [4] & 11] Q_{B} \\ VCC & [5] & 10] GND \\ R0(1) & [6] & 9] QC \\ R0(2) & [7] & 8] QD \end{array}$
SN5493A, SN54LS93 J OR W PACKAGE SN7493 N PACKAGE SN74LS93 D OR N PACKAGE (TOP VIEW)

NC-No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




2-277

2

FTL Devices

SN5490A, '92A, '93A, SN54LS90, 'LS92, 'LS93, SN7490A, '92A, '93A, SN74LS90, 'LS92, 'LS93 Decade, Divide-by-twelve, and binary counters



2

[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

TTL Devices



SN5490A, '92A, '93A, SN54LS90, 'LS92, 'LS93, SN7490A, '92A, '93A, SN74LS90, 'LS92, 'LS93 Decade, Divide-By-twelve, and Binary Counters

'90A, 'LS90 BCD COUNT SEQUENCE

(\$	See N	lote .	A)	
COUNT		ουτ	PUT	
COONT	Ο_D Ο_C L L L L L L L Η L Η	٥c	QB	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L	н	L	L
5	L	н	L	н
6	L	н	н	L
7	L	н	н	н
8	н	L	L	L
9	н	L	L	н

'92A, 'LS92									
COUNT SEQUENCE									
(Can Mate C)									

(See Note C)										
COUNT		OUT	PUT							
COONT	aD	ac	QB	Q_A						
0	L	L	L	L						
1	L	L	L	н						
2	Ē.	L	н	L						
3	Ĺ	L	н	н						
4	ŁН		L	L						
5	L	н	L	н						
6	н	L	L	L						
7	н	L	L	н						
8	н	L	н	L						
9	н	L	н	н						
10	н	н	L	L						
11	н	н	L	н						

'92A, 'LS92, '93A, 'LS93 RESET/COUNT FUNCTION TABLE

RESET	S OUTPUT								
R ₀₍₁₎	R ₀₍₂₎	QD	ac	QB	QA				
н	н	L	L	L	L				
ι	х	COUNT							
х	L		COL	JNT					

NOTES: A. Output Q_A is connected to input CKB for BCD count. B. Output QD is connected to input CKA for bi-quinary count. C. Output Q_A is connected to input CKB. D. H = high level, L = low level, X = irrelevant

TEXAS

POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

	'90A, 'LS90 BI-QUINARY (5-2)									
(See I	lote	B)							
COUNT		OUT	PUT							
	QA QD									
0	L	L	Ĺ	L						
1	L	L	L	н						
2	L	L	н	L						
3	L	L	н	н						
4	L	н	L	L						
5	н	L	L	L						
6	н	L	L	н						
7	н	L	н	L						
8	н	L	н	н						
9	н	н	L	L						


'90A, 'LS90 RESET/COUNT FUNCTION TABLE											
RESET INPUTS					OUT	PUT					
R ₀₍₁₎	R ₀₍₂₎	R9(1) R9(2) QD QC QB Q									
н	н	L	x	L	L	L	L				
н	н	×	L	L	L	L	L				
x	x	н	н	н	L	L	н				
х	L	×	L	COUNT							
L	×	L	x	COUNT							
L	×	х	L	COUNT							
х	L	L	x		со	UNT	1				

	'93A, 'LS93 COUNT SEQUENCE										
	See N	lote (2)								
COUNT		ουτ	PUT								
00000	QD	$\mathbf{a}_{\mathbf{C}}$	QB	QA							
0	L	L	L	L							
1	L	L	L	н							
2	L	L	н	L							
3	L	L	н	н							
4	L	н	L	L							
5	L	н	L	н							
6	L	н	н	L							
7	L	н	н	н							
8	н	L	L	L							
9	н	L	L	н							
10	н	L	н	L							
11	н	L	н	н							
12	н	н	L.	L							
13	н	н	L	н							
14	н	н	н	L							
15	Η.	н	н	н							

2-279

TTL Devices


SN5490A, '92A, '93A, SN54LS90, 'LS92, 'LS93, SN7490A, '92A, '93A, SN74LS90, 'LS92, 'LS93 Decade, Divide-by-twelve, and binary counters



2

The J and K inputs shown without connection are for reference only and are functionally at a high level. Pin numbers shown in () are for the 'LS93 and '93A and pin numbers shown in () are for the 54L93.


schematics of inputs and outputs





SN54LS90, 'LS92, 'LS93, SN74LS90, 'LS92, 'LS93 Decade, Divide-By-twelve, and Binary Counters

schematics of inputs and outputs (continued)





SN5490A, SN5492A, SN5493A, SN7490A, SN7492A, SN7493A DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)													7V
Input voltage								•	•	·	•		5.5 V
Interamittar voltage (see Note 2)													5.5 V
Operating free-air temperature range:	SN5490A, SN5492A, SN5493A	• •	•	·	÷	·	•	·	•	·	·		-55 C to 125 C
	SN7490A, SN7492A, SN7493A	• •	·	·	٠	·	٠	•	·	·		•	65°C to 150°C
Storage temperature range		• •	•	·	·	•		•	·	٠	•		-05 0 10 150 0

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal. 2. This is the voltage between two emitters of a multiple emitter transistor. For these circuits, this rating applies between the two R₀ inputs, and for the '90A circuit, it also applies between the two Rg inputs.

recommended operating conditions

		SN5490A, SN5492A SN5493A			SN749	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			6	-800			-800	μA
Low-level output current, IOL				16	[16	mA
Count frequency, f _{Count} (see Figure 1)	A input	0		32	0		32	- MHz
	B input	0		16	0		16	
	A input	15			15			
Pulse width, tw	B input	30			30			ns
use wom, w	Reset inputs	15			15			
Beset inactive-state setup time, t _{su}		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				'90A			'92A					
	PARAMETER "	TEST CONDITIONS [†]		TYP	MAX	MIN	түр‡	MAX	MIN	TYPI	MAX	UNIT
V	High-level input voltage		2			2			2			V
VIH	Low-level input voltage				0.8	_		0.8			0.8	v
VIL		Vcc = MIN, 11 = -12 mA	1		-1.5			-1.5			-1.5	V
_∨ _{ік} ∨он	Input clamp voltage High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{II} = 0.8 V, I _{OH} = →800 µ	A 2.4	3.4		2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA	4	0.2	0.4		0.2	0.4		0.2	0.4	v
4	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5 V			1			1			1	mA
	Any reset				40			40			40	
i	High-level CK A	V _{CC} = MAX, V _I = 2.4 V			80	1		80			80	μA
ЧН	input current CKA		-		120			120			80]
	Any reset				-1.6			-1.6			-1.6	
	Low-level CKA	V _{CC} ≖ MAX, VI = 0.4 V			-3.2			-3.2			-3.2	mA
HL.	input current CKA				-4.8			-4.8	1		-3.2	1
		SN54	· -20		-57	-20		-57	-20		57	-I mA
los	Short-circuit	VCC - MAX SN74			-57	-18		-57	-18		57	
ICC	output current CC SN/4' Supply current VCC = MAX, See Note 3			29	42	1	26	39	İ	26	39	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. All typical values are at V_{CC} = 5 V, T_A = 25 C. Not more than one output should be shorted at a time.

 1 Q_A outputs are tested at 1_{QL} = 16 mA plus the limit value for 1_{1L} for the CKB input. This permits driving the CKB input while maintaining full fan out capability.

NOTE 3: ICC is measured with all outputs open, both Rg inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



SN5490A, SN5492A, SN5493A, SN7490A, SN7492A, SN7493A Decade, Divide-By-twelve, and Binary Counters

switching characteristics, V_{CC} = 5 V, T_A = 25° C

	FROM	то	TEAT CONDUTIONS	'90A			'92A		'93A			UNIT		
PARAMETER [†]	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
,	СКА	QA		32	42		32	42		32	42		MHz	
f _{max}	СКВ	QB	1	16			16			16			IVITIZ	
1PLH	СКА	0.			10	16		10	16		10	16	ns	
^t PHL			QA			12	18		12	18		12	18	113
^t PLH	СКА	0.5			32	48		32	48		46	70	ns	
^t PHL		0 _D			34	50		34	50		46	70	115	
^t PLH	СКВ	0.	CL = 15 pF,		10	16		10	16		10	16	ns	
tPHL		QB	R _L = 400 Ω,		14	21		14	21		14	21	115	
TPLH	СКВ	0-	See Figure 1		21	32		10	16		21	32		
^t PHL		α _C			23	35		14	21		23	35	ns	
^t PLH	СКВ				21	32		21	32		34	51		
^t PHL		QD			23	35		23	35		34	51	ns	
^t PHL	Set-to-0	Any			26	40		26	40		26	40	ns	
^I PLH	Set to 0	0 _A , 0 _D]		20	30								
tPHL	361-10-9	Set-to-9 Q _B , Q _C			26	40							ns	

[†]f_{max} = maximum count frequency tpLH = propagation delay time, low-to-high-level output tpHL = propagation delay time, high-to-low-level output



TEXAS POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

SN54LS90, SN54LS92, SN54LS93, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7V
Supply voltage, VCC (see Note 1)	7 V
Input voltage: R inputs	55V
A and B inputs	5.5 V
Operating free-air temperature range: SN54LS' Circuits	
CNI74L C' Circuite	
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

ammonded operating conditions

ecommended operating conditions		s	N54LS N54LS	92	SN74LS90 SN74LS92 SN74LS93			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V	
				-400			-400	μA	
High-level output current, IOH				4			8	mA	
Low-level output current, IOL	A input	0		32	0		32	MHz	
Count frequency, fcount (see Figure 1)	Binput	0		16	0		16	WITZ	
	A input	15			15				
Pulse width, tw	B input	30			30			ns	
Pulse widor, iw	Reset inputs	30			30				
Reset inactive-state setup time, t _{su}		25			25			ns	
Operating free-air temperature, TA		-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS [†]			1.00	N54LS9 N54LS9		SN74LS90 SN74LS92			UNIT	
	FARAME	En				MIN	TYP‡	MAX	MIN	TYP‡	MAX		
VIH	High-level input	t voltage				2			2			v	
	Low-level input							0.7			0.8	v	
VIL	Input clamp vo		V _{CC} = MIN, I ₁ = -18 mA					-1.5			-1.5	V	
∨ік Voн	High-level outp	_	$V_{CC} = MIN, V_{IH} = 2V,$		2.5	3.4		2.7	3.4		v		
VOL Low-level output voltage			V _{CC} = MIN,	V _{1H} = 2 V,	10L = 4 mA¶		0.25	0.4	r	0.25	0.4	v	
		ut voltage	VIL = VIL max,		IOL = 8 mA¶					0.35	0.5		
	Input current	Any reset	V _{CC} = MAX,	V1 = 7 V	102			0.1			0.1		
ų.	at maximum	СКА						0.2			0.2	mA	
ч.	input voltage	СКВ	V _{CC} = MAX,	V _I = 5.5 V				0.4			0,4		
	input voitage	Any reset						20			20		
чн	High-level	СКА	V _{CC} = MAX,	V _I = 2.7 V				40			40	μA	
чн	input current	СКВ						80			80		
		Any reset				1	200	-0.4			-0.4		
1	Low-level	СКА	V _{CC} = MAX,	VI = 0.4 V				2.4			-2.4	-	
IL input curren	input current	СКА						-3.2			-3.2		
100				-20		-100	-20		100	mA			
los	Short-circuit o	a par carrente		- UC			9	15		9	15	mA	
ICC Supply current		V _{CC} = MAX, See Note 3		'L\$92		9	15		9	15			

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second,
§QA outputs are tested at specified IOL plus the limit value of IL for the CKB input. This permits driving the CKB input while maintaining

full fan-out capability.

NOTE 3: ICC is measured with all outputs open, both RO inputs grounded following momentary connection to 4,5 V, and all other inputs grounded.

Texas INSTRUMENTS POST OFFICE BOX 655012 . DALLAS. TEXAS 75265

2-284

2

SN54LS90, SN54LS92, SN54LS93, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

electrical characteristics over	the second s		I have all a free sets 11
electrical characteristics over	recommended operatio	n tree-air temperature range	I Uniess otherwise noted i
	recontinuou oporatin	g noo un tomporataro rango	

			TEST CONDITIONS [†]			S	N54LSS	3	S			
	PARAME	IER				MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT
Чн	High-level input	t voltage			1	2			2			V
VIL	Low-level inpu	t voltage						0.7			0.8	v
VIK	Input clamp vo	oltage	V _{CC} = MIN,	V _{CC} = MIN, I _I = -18 mA				-1.5			-1.5	V
V _{OH} High-level output voltage V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max, I _{OH} = -400 μA			A	2.5	3.4		2.7	3.4		v		
VOL Low-level outp		V _{CC} = MIN,	V1H = 2 V,	IOL = 4 mA¶	1	0.25	0.4		0.25	0.4		
	ut voltage	VIL = VIL max		IOL = 8 mA					0.35	0.5	v	
1.	Input current	Any reset	V _{CC} = MAX,	V ₁ = 7 V	and the second			0.1			0.1	
4	at maximum input voltage	CKA or CKB	V _{CC} = MAX,	VI = 5.5 V				0.2			0.2	mA
	High-level	Any reset						20			20	
ЧΗ	input current	CKA or CKB	V _{CC} = MAX,	V _I = 2.7 V				40			80	μA
		Any reset						-0.4			-0.4	
hι	Low-level	СКА	V _{CC} = MAX,	VI = 0.4 V				-2.4			-2.4	mA
input current	CKB					-1.6			-1.6			
los	Short-circuit of	utput current §	V _{CC} = MAX			-20		-100	-20		-100	mA
Icc				9	15		9	15	mΑ			

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
 ⁴ All typical values are at V_{CC} = 5 V, T_A = 25°C.
 ⁸ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
 ⁹ Q_A outputs are tested at specified I_{OL} plus the limit value for I_{IL} for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.
 NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

PARAMETER#	FROM	то	TEST CONDITIONS		'LS90			'LS92		'LS93			UNIT		
PARAMETER"	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
1	CKA	QA		32	42		32	42		32	42		MHz		
fmax	СКВ	QB		16			16			16			NIN2		
¹ PLH	СКА	0.			10	16		10	16		10	16	ns		
¹ PHL	UKA		QA			12	18		12	18		12	18	"5	
^I PLH	СКА	QD			32	48		32	48		46	70	ns		
^t PHL	U III	чD			34	50		34	50		46	70	113		
¹ PLH	СКВ	0.	QB	0-	CL = 15 pF,		10	16		10	16		10	16	ns
19HL	CKB	GB	R _L = 2 kΩ		14	21		14	21		14	21	115		
IPLH	скв	QC	See Figure 1		21	32		10	16		21	32	ns		
PHL	CKB	uc.			23	35		14	21		23	35			
^t PLH	СКВ	0 _D			21	32		21	32		34	51	ns		
^I PHL	CKB	QD			23	35		23	35		34	51	ns l		
1PHL	Set to 0	Any			26	40		26	40		26	40	ns		
¹ PLH	Set-to-9	0 _A , 0 _D			20	30							ns		
19HL	Set-to-9	QB, QC			26	40									

switching characteristics, V_{CC} = 5 V, T_A = 25° C

#fmax = maximum count frequency


tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

Texas 🖑 Instruments POST OFFICE BOX 655012 . DALLAS, TEXAS 75265




TTL Devices



SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93, SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 Decade, Divide-By-twelve, and Binary Counters

SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93, SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Input pulses are supplied by a generator having the following characteristics: for '90A, '92A, '93A, t_r ≤ 5 ns, t_f ≤ 5 ns, PRR = 1 MHz, duty cycle = 50%, Z_{out} ≈ 50 ohms; for 'LS90, 'LS92, 'LS93, t_r ≤ 15 ns, t_f ≤ 5 ns, PRR = 1 MHz, duty cycle = 50%, Z_{out} ≈ 50 ohms.
 B. C_L includes probe and jig capacitance.

.

- C. All diodes are 1N3064 or equivalent.
- D. Each reset input is tested separately with the other reset at 4.5 V.
- E. Reference waveforms are shown with dashed lines. F. For '90A, '92A, and '93A; V_{ref} = 1.5 V. For 'LS90, 'LS92, and 'LS93; V_{ref} = 1.3 V.

FIGURE 1B





TTL Devices 2