

Features

- 3ns A-B switching
- 300MHz bandwidth
- Fixed gain of 2, for cable driving
- > 650V/ μ s slew rate
- TTL/CMOS compatible switch

Applications

- RGB multiplexing
- Picture-in-picture
- Cable driving
- HDTV processing
- Switched gain amplifiers
- ADC input multiplexer

Ordering Information

Part No.	Package	Tape & Reel	Outline #
EL4332CS	SO-16	-	MDP0027
EL4332CS-T7	SO-16	7 in	MDP0027
EL4332CS-T13	SO-16	13 in	MDP0027

Demo Board


A demo PCB is available for this product. Request "EL4332C/1 Demo Board."

General Description

The EL4332C is a triple very high speed 2:1 Multiplexer-Amplifier. It is intended primarily for component video multiplexing and is especially suited for pixel switching. The amplifiers have their gain set to 2 internally, which reduces the need for many external components. The gain-of-2 facilitates driving back terminated cables. All three amplifiers are switched simultaneously from their A to B inputs by the TTL/CMOS compatible, common A/B control pin.

A -3dB bandwidth of 300MHz together with 3ns multiplexing time enable the full performance of the fastest component video systems to be realized.

The EL4332C runs from standard $\pm 5V$ supplies, and is available in the narrow 16-pin small outline package.

Connection Diagrams

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$)

V_{CC} to V_{EE}	14V	Input Current, Any Input	5mA
V_{CC} to any GND	12V	Power Dissipation	See Curves
V_{EE} to any GND	12V	Operating Temperature	-40°C to 85°C
Continuous Output Current	45mA	Junction Temperature	170°C
Any Input	$V_{EE} - 0.3\text{V}$ to $V_{CC} + 0.3\text{V}$	Storage Temperature	-60°C to +150°C

Important Note:

All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

DC Electrical Characteristics

$V_{CC} = +5\text{V}$, $V_{EE} = -5\text{V}$, Temperature = 25°C , $R_L = \infty$

Parameter	Description	Min	Typ	Max	Units
V_{OS}	Input Referred Offset Voltage		8	20	mV
dV_{OS}	Input Referred Offset Voltage Delta ^[1]		2	8	mV
R_{IN}	Input Resistance		30		kΩ
I_B	Input Bias Current		-7	-30	μA
dI_B	Input Bias Current Delta ^[1]		0.5	4.0	μA
A_V	Gain	1.94	2.00	2.06	V/V
dA_V	Gain Delta ^[1]		0.5	2.5	%
C_{IN}	Input Capacitance		3.3		pF
PSRR	Power Supply Rejection Ratio	50	70		dB
V_O	Output Voltage Swing into 500Ω load	±2.7	±3.6		V
	Output Voltage Swing into 150Ω load		+3/-2.7		V
I_{OUT}	Current Output, Measured with 75W Load ^[2]	30	40		mA
Xtalk _{AB}	Crosstalk from Non-selected Input (at DC)	-70	-100		dB
Xtalk _{CH-CH}	Crosstalk from one Amplifier to another Amplifier	-70	-100		dB
V_{IH}	Input Logic High Level	2.0			V
V_{IL}	Input Logic Low Level			0.8	V
I_{IL}	Logic Low Input Current ($V_{IN} = 0\text{V}$)	-0.3	-40	-80	μA
I_{IH}	Logic High Input Current ($V_{IN} = 0\text{V}$)	-3	0	3	μA
I_S	Total Supply Current	38	48	60	mA

1. Each channel's A-input to its B-input.
2. There is no short circuit protection on any output.

AC Electrical Characteristics

$V_{CC} = +5\text{V}$, $V_{EE} = -5\text{V}$, Temperature = 25°C , $R_L = 150\Omega$, $C_L = 3\text{pF}$

Parameter	Description	Min	Typ	Max	Units
BW	-3dB Bandwidth		300		MHz
BW 0.1dB	±0.1dB Bandwidth		105		MHz
DG	Differential Gain at 3.58MHz		0.04		%
DP	Differential Phase at 3.58MHz		0.08		°
Pkg	Peaking with Nominal Load		0.2		dB
SR	Slew Rate (4V Square Wave, Measured 25%–75%)		650		V/μs


EL4332C**Triple 2:1 300MHz Mux-Amp AV =2****AC Electrical Characteristics**V_{CC} = +5V, V_{EE} = -5V, Temperature = 25°C, R_L = 150Ω, C_L = 3pF.







Parameter		Description	Min	Typ	Max	Units
t _s		Settling Time to 0.1% of Final Value		13		ns
T _{SW}		Time to Switch Inputs		3		ns
OS		Overshoot, V _{OUT} = 4V _{P-P}		8		%
I _{ISOab}	10M	Input to Input Isolation at 10MHz		60		dB
	100M	Input to Input Isolation at 100MHz		40		dB
I _{SOch-ch}	10M	Channel to Channel Isolation at 10MHz		61		dB
	100M	Channel to Channel Isolation at 100MHz		50		dB

Pin Descriptions


Pin Name	Function
A1, A2, A3	"A" inputs to amplifiers 1, 2 and 3 respectively
B1, B2, B3	"B" inputs to amplifiers 1, 2 and 3 respectively
GND1, GND2, GND3	These are the individual ground pins for each channel.
Out1, Out2, Out3	Amplifier outputs. Note: there is no short circuit protection on any output.
V _{CC}	Positive power supply. Typically +5V.
V _{EE}	Negative power supply. Typically -5V.
A/B	Common input select pin, a logic high selects the "A" inputs, logic low selects the "B" inputs, CMOS/TTL compatible.

Burn In Schematic




Typical Performance Curves**Small Signal Transient Response****Large Signal Transient Response****Switching to Ground from a Large Signal Uncorrelated Sine Wave****Switching from Ground to a Large Signal Uncorrelated Sine Wave****Switching to Ground from a Small Signal Uncorrelated Sine Wave****Switching from Ground to a Small Signal Uncorrelated Sine Wave**


**Switching Glitch
(Inputs at Ground)**




**Switching from a Family of DC
Levels to Ground**




**Switching from Ground to a
Family of DC Levels**




Channel A/B Switching Delay















Gain vs Frequency



Gain vs Frequency







Applications

Figure 1 shows a typical use for the EL4332C. The circuit is a component video (R,G,B or Y,U,V) multiplexer. Since the gain of the internal amplifiers has been set to 2, the only extra components needed are the

supply decoupling capacitors and the back terminating resistors, if transmission lines are to be driven. The EL4332C can drive backmatched 50Ω or 75Ω loads.




Figure 1. Typical Connection for a 2:1 Component Video Multiplexer

Grounds

It will be noticed that each mux-amp channel has its own separate ground pin. These ground pins have been kept separate to keep the channel separation inside the chip as large as possible. The feedback resistors use these ground pins as their reference. The resistors total 400Ω , so there is a significant signal current flowing from these pins to ground.

The ground pins should all be connected together, to a ground plane underneath the chip. 1 oz. copper for the ground plane is highly recommended.

Further notes and recommended practices for high speed printed circuit board layout can be found in the tutorials in the Elantec databooks.

Supplies

Supply bypassing should be as physically near the power pins as possible. Chip capacitors should be used to minimize lead inductance. Note that larger values of capacitor tend to have larger internal inductances. So when designing for 3 transmission lines or similar moderate loads, a $0.1\mu F$ ceramic capacitor right next to the power pin in parallel with a $22\mu F$ tantalum capacitor placed as close to the $0.1\mu F$ is recommended. For lighter loadings, or if not all the channels are being used, a single $4.7\mu F$ capacitor has been found quite adequate.

Note that component video signals do tend to have a high level of signal correlation. This is especially true if the video signal has been derived from 3 synchronously clocked DACs. This corresponds to all three channels drawing large slew currents simultaneously from the supplies. Thus, proper bypassing is critical.

Logic Inputs

The A/B select, logic input, is internally referenced to ground. It is set at 2 diode drops above ground, to give a threshold of about 1.4V (see Figure 2). The PNP input transistor requires that the driving gate be able to sink

current, typically $<30\mu A$, for a logic "low". If left to float, it will be a logic "high".




Figure 2. Simplified Logic Input Stage

The input PNP transistors have sufficient gain that a simple level shift circuit (see Figure 3) can be used to provide a simple interface with Emitter Coupled Logic. Typically, 200mV is enough to switch from a solid logic "low" to a "high."




Figure 3. Adapting the Select Pin for ECL Logic Levels

The capacitor Cff is only in the network to prevent the A/B pin's capacitance from slowing the control signal. The network shown level shifts the ECL levels, -0.7V to -1.5V to +1.6V and +1.1V respectively. The terminating resistor, Rtt, is required since the open emitter of the ECL gate can not sink current. If a -2V rail is not being

EL4332C**Triple 2:1 300MHz Mux-Amp AV =2**

used, a 220Ω to 330Ω resistor to the $-5.2V$ rail would have the same effect.

Expanding the Multiplexer

In Figure 4, a 3:1 multiplexer circuit is shown. The expansion to more inputs is very straight forward. Since the EL4332C has a fixed gain of 2, interstage attenuators may be required as shown in Figure 3. The truth table for the 3:1 multiplexer select lines is:

X	Y	Mux Output
0	0	R3, G3, B3
0	1	R2, G2, B2
1	X	R1, G1, B1

When interstage attenuators are used, the values should be kept down in the region of 50Ω – 300Ω . This is to prevent a combination of circuit board stray capacitance and the EL4332C's input capacitance forming a significant pole. For example, if instead of 100Ω as shown, resistors of $1k\Omega$ had been used, and assuming $3pF$ of stray and $3pF$ of input capacitance, a pole would be formed at about 53MHz.




Figure 4. Typical Connection for a 3:1 Component Video Multiplexer

A Bandwidth Selectable Circuit

In Figure 5, a circuit is shown that allows three signals to be either low pass filtered or full bandwidth.

This could be useful where an input signal is frequently noisy. The component values shown

give a Butterworth LPF response, with a -3dB frequency of 50MHz. Note again, the resistor values are low, so that stray capacitance does not affect the desired cut-off frequency.




Figure 5. Switched 50MHz Low Pass Filter for High/Low Resolution Monitors


```

R81 114 2 400
R911 117 400
R110 117 2 400
Ediff1 108 0 value {((v(104,103)*v(107))+(v(106,105)*(1-v(107))))}
rdiff1 108 0 1 K
*
*Compensation Section
*
ga1 0 134 108 0 1 m
rh1 134 0 5 Meg
cc1 134 0 0.6 pF
*
*Poles
*
ep1 141 0 134 0 1.0
rp1 141 142 200
cp1 142 0 0.75 pF
rbp1 142 143 200
cpb1 143 0 0.75 pF
*
*Output Stage
*
i011 15 150 1.0 mA
i021 151 13 1.0 mA
q71 13 143 150 qp
q81 15 143 151 qn
q91 15 150 152 qn
q101 13 151 153 qp
ros11 152 1 2
ros21 153 1 2
*
*****Amplifier #2*****
q231 203 6 212 qp
q241 204 214 213 qp
q251 205 5 215 qp
q261 206 217 216 qp
Ia12 14 212 1 mA
Ia22 14 213 1 mA
Ib12 14 215 1 mA
Ib22 14 216 1 mA
Rga2 212 213 275
Rgb2 215 216 275
R231 203 13 275
R241 204 13 275
R251 205 13 275
R261 206 13 275
R271 8 214 400
R281 214 7 400
R291 8 217 400
R210 217 7 400
Ediff2 208 0 value {((v(204,203)*v(107))+(v(206,205)*(1-v(107))))}
rdiff2 208 0 1 K
*
* Compensation Section
*
ga2 0 234 208 0 1 m
rh2 234 0 5 Meg
cc2 234 0 0.6 pF
*
* Poles
*
ep2 241 0 234 0 1.0
rpa2 241 242 200
cpa2 242 0 0.75 pF

```

EL4332C***Triple 2:1 300MHz Mux-Amp AV =2***

```

rpb2 242 243 200
cpb2 243 0 0.75 pF
*
*Output Stage
*
i0 12 15 250 1.0 mA
i022 251 13 1.0 mA
q271 13 243 250 qp
q281 15 243 251 qn
q291 15 250 252 qn
q201 13 251 253 qp
ros12 252 8 2
ros22 253 8 2
*
*****Amplifier #3 *****
q331 303 12 312 qp
q341 304 314 313 qp
q351 305 11 315 qp
q361 306 317 316 qp
Ia13 14 312 1 mA
Ia23 14 313 1 mA
Ib13 14 315 1 mA
Ib23 14 316 1 mA
Rga3 312 313 275
Rgb3 315 316 275
R331 303 13 275
R341 304 13 275
R351 305 13 275
R361 306 13 275
R371 9 314 400
R381 314 10 400
R391 9 317 400
R310 317 10 400
Ediff3 308 0 value {((v(304,303)*(v(107)))+(v(306,305)*(1-v(107))))}
rdiff3 308 0 1 K
*
* Compensation
*
ga3 0 334 308 01m
rh3 334 0 5 Meg
cc3 334 0 0.6 pF
*
* Poles
*
ep3 341 0 3340 1.0
rpa3 341 342 200
cpa3 342 0 0.75 pF
rpb3 342 343 200
cpb3 343 0 0.75 pF
*
* Output Stage
*
i013 15 350 1.0 mA
i023 351 13 1.0 mA
q371 13 343 350 qp
q381 15 343 351 qn
q391 15 350 352 qn
q301 13 351 353 qp
ros13 352 9 2
ros23 353 9 2
*
* Power Supply Current
*
ips 15 13 22 mA

```

```
*  
*Models  
*  
.model qp pnp(is=1.5e-16 bf=300 tf=0.01ns)  
.model qn npn(is=0.8e-18 bf=300 tf=0.01ns)  
.ends
```