

PART NUMBER

74143N-ROCV

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.


The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SDLS050 - NOVEMBER 1971 - REVISED MARCH 1988

ŀ	15-mA Constant-Current Outputs	N PACKAGE (TOP VIEW)
	For Driving Common-Anode LEDs such as TIL302 or TIL303 Without Series Resistors	
•	Universal Logic Capabilities	CLK 2 23 PECI CLR 3 22 MAX
	Ripple Blanking of Extraneous Zeros Latch Outputs Can Drive Logic Processors Simultaneously	RBI []4 21 STRB BI []5 20 QD BI/RBO []6 19 QC
	Decimal Point Driver Is Included	DP 7 18 0B dp 8 17 0A
٠	Synchronous BCD Counter Capability	d []9 16] b
	Cascadable to N-Bits	f []10 15] a e []11 14] C
•	Look-Ahead-Enable Techniques Minimize Speed Degradation When Cascaded for	GND [12 13] 9

Large-Word Display Direct Clear Input

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

This TTL MSI circuit contains the equivalent of 86 gates on a single chip. Logic inputs and outputs are completely TTL compatible. The buffered inputs are implemented with relatively large resistors in series with the bases of the input transistors to lower drive-current requirements to one-half of that required for a standard Series 54/74 TTL input. The serial-count-enable, actually two internal emitters, is rated as one standard Series 54/74 load. The logic outputs, except RBO, have active pull-ups.

The SN74143 driver output is designed specifically to maintain a relatively constant on-level sink current of approximately 15 milliamperes from output "a" through "g" and seven milliamperes from output "dp" over a voltage range from one to five volts. Any number of LED's in series may be driven as long as the output voltage rating is not exceeded.

All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design. Maximum clock frequency is typically 18 megahertz and power dissipation is typically 280 milliwatts. The SN74143 is characterized for operation from 0°C to 70°C.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SDLS050 - NOVEMBER 1971 - REVISED MARCH 1988

description (continued)


Functions of the inputs and outputs of these devices are as follows:

FUNCTION	PIN NO.	DESCRIPTION
CLEAR INPUT	3	When low, resets and holds counter at 0. Must be high for norma counting.
CLOCK INPUT	2	Each positive-going transition will increment the counter provided that th circuit is in the normal counting mode (serial and parallel count enabl inputs low, clear input high).
PARALLEL COUNT ENABLE INPUT (PCEI)	23	Must be low for normal counting mode. When high, counter will b inhibited. Logic level must not be changed when the clock is low.
SERIAL COUNT ENABLE INPUT (SCEI)	1	Must be low for normal counting mode, also must be low to enabl maximum count output to go low. When high, counter will be inhibited and maximum count output will be driven high. Logic level must not b changed when the clock is low.
MAXIMUM COUNT OUTPUT	22	Will go low when the counter is at 9 and serial count enable input is low Will return high when the counter changes to 0 and will remain high durin counts 1 through 8. Will remain high (inhibited) as long as serial coun enable input is high.
LATCH STROBE INPUT	21	When low, data in latches follow the data in the counter. When high, the data in the latches are held constant, and the counter may be operated independently.
LATCH OUTPUTS (Q _A , Q _B , Q _C , Q _D)	17, 18, 19, 20	The BCD data that drives the decoder can be stored in the 4-bit latch and is available at these outputs for driving other logic and/or processors. Th binary weights of the outputs are: $\Omega_A = 1$, $\Omega_B = 2$, $\Omega_C = 4$, $\Omega_D = 8$.
DECIMAL POINT INPUT	7	Must be high to display decimal point. The decimal point is not displayed when this input is low or when the display is blanked.
BLANKING INPUT (BI)	5	When high, will blank (turn off) the entire display and force RBO low Must be low for normal display. May be pulsed to implement intensity control of the display.
RIPPLE-BLANKING INPUT (RBI)	4	When the data in the latches is BCD 0, a low input will blank the entir display and force the \overline{RBO} low. This input has no effect if the data in th latches is other than 0.
RIPPLE-BLANKING OUTPUT (RBO)	6	Supplies ripple blanking information for the ripple blanking input of th next decade. Provides a low if \overrightarrow{BI} is high, or if \overrightarrow{RBI} is low and the data in the latches in BCD 0; otherwise, this output is high. This pin has a resistiv pull-up circuit suitable for performing a wire-AND function with an open-collector output. Whenever this pin is low the entire display will b blanked; therefore, this pin may be used as an active-low blanking input
LED/LAMP DRIVER OUTPUTS (a, b, c, d, e, f, g, dp)	15, 16, 14, 9 11, 10, 13, 8	Outputs for driving seven-segment LED's or lamps and their decima points. See segment identification and resultant displays on followin page.



SDLS050 - NOVEMBER 1971 - REVISED MARCH 1988


logic diagram (positive logic)





SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)
Input voltage
Off-state current at outputs "a" thru "g" and "dp" 250 μA
Continuous total power dissipation at (or below) 70 °C free-air temperature (see Note 2) 1.4 W
Operating free-air temperature range
Storage temperature range65 °C to 150 °C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}		4.75	5	5.25	V	
On-state voltage at outputs a thru g and d	p ('143 only)	1		5	V	
	Q _A , Q _B , Q _C , Q _D			- 240		
High-level output current, IOH	Maximum count			- 560	μA	
	RBO			- 120		
	Ω _A , Ω _B , Ω _C , Ω _D , RBO			4.8	mA	
Low-level output current, IOL	Maximum count			11.2		
	High logic level	25			ns	
Clock pulse width, tw(clock)	Low logic level	55				
Clear pulse width, tw(clear)		25			ns	
	Serial and parallel carry	30†			ns	
Setup time, t _{su}	Clear inactive state	60†			115	
Operating free-air temperature, TA		0		70	°C	

[†] The arrow indicates that the rising edge of the clock pulse is used for reference.



SDLS050 - NOVEMBER 1971 - REVISED MARCH 1988

	PARAMETER		TEST CONDITIONS [†]	MIN	TYP [‡]	MAX	UNIT
V _{IH} High-level input voltage				2			V
VIL	Low-level input voltage					0.8	V
VIK Input clamp voltage		$V_{CC} = MIN$, $I_I = -12 \text{ mA}$	<u>.</u>		- 1.5	V	
Vон	High-level output voltage	RBO D _A , O _B , O _C , O _D Maximum count	$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{OH} = MAX$	2.4			v
VOL		Ω _{Α,} Ω _Β , Ω _C , RBO Maximum count	$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{OL} = MAX$			0.4	v
V _{O(off)}	Off-state output voltage 0	Outputs a thru g, dp	$V_{CC} = MAX, I_{OH} = 250 \mu A$	7			V
V _{O(on)}	On-state output voltage 0	Dutputs a thru g, dp	V _{CC} = MIN				V
l _{O(on)}	C	Outputs a thru g	$V_{CC} = MIN, V_0 = 1 V$ $V_{CC} = 5 V, V_0 = 2 V$	9	15 15		
	On-state output current	Dutput dp	$V_{CC} = MAX, V_0 = 5 V$ $V_{CC} = MIN, V_0 = 1 V$ $V_{CC} = 5 V, V_0 = 2 V$	4.5	15 7 7	22	- mA
			$V_{CC} = MAX, V_0 = 5 V$	· ····	7	12	
ų	Input current at maximum input v	voltage	$V_{CC} = MAX, V_I = 5.5 V$			1	mA
Чн ЧЕ	5	Serial carry				40	μA
	High-level input current	RBO node	$V_{CC} = MAX, V_I = 2.4 V$	-0.12	-0.5		mA
		Other inputs				20	μA
	5	Serial carry	$V_{CC} = MAX, V_{I} = 0.4 V,$			- 1.6	_
	Low-level input current	RBO node	See Note 3		- 1.5	- 2.4	mA
		Other inputs				-0.8	
los		0 _A , 0 _B , 0 _C , 0 _D	V _{CC} = MAX	-9 -15		- 27.5 - 55	mA
		Maximum count	NAX Cas Nata A	- 15	56	93	mA
lcc	Supply current		V _{CC} = MAX, See Note 4		20	93	LA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. [‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

NOTES: 3. I_{IL} at $\overline{\text{RBO}}$ node is tested with $\overline{\text{BI}}$ grounded and RBI at 4.5 V.

4. I_{CC} is measured after the following conditions are established:


- a) Strobe = RBI = DP = 4.5 V
- b) Parallel count enable = serial count enable = \overline{BI} = GND
- c) Clear () then clock until all outputs are on ()
- d) Outputs "a" through "g" and "dp" at 2.5 V, all other outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25 °C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	МАХ	UNIT
f _{max}				12	18		MHz
tPLH					12	20	ns
tPHL	- Serial look-ahead	Maximum count	$C_{L} = 15 \text{ pF}, R_{L} = 560 \Omega,$		23	35	13
tPLH			See Note 5		26	40	
tPHL	- Clock	Maximum count			29	45	ns
tPLH	– Clock	0 _A , 0 _B , 0 _C , 0 _D	$C_{L} = 15 \text{ pF}, R_{L} = 1.2 \text{ k}\Omega,$		28	45	ns
^t PHL	CIUCK	$\alpha_A, \alpha_B, \alpha_C, \alpha_D$					



SDLS050 - NOVEMBER 1971 - REVISED MARCH 1988





Truterior correct biology correct biology correct biology correct biology correct biology correct biology correct biology correct biology correct biology correct biology correct biology						Ž	INPLITS								٦	OUTPUTS			
Part Pair I L <thl< th=""> L <thl< th=""><th>FUNCTION</th><th>CLOCK</th><th>CLEAR</th><th>LATCH</th><th>ŔBI</th><th></th><th>DECIMAL</th><th></th><th></th><th></th><th>1</th><th></th><th></th><th></th><th>1 1</th><th>٩</th><th>dp 6</th><th>TYPICAL DISPLAY</th><th></th></thl<></thl<>	FUNCTION	CLOCK	CLEAR	LATCH	ŔBI		DECIMAL				1				1 1	٩	dp 6	TYPICAL DISPLAY	
i i	Ctear/Rippte Blank		L		-	×	×	×	×		н	ب	-			OFF	FF OFF OFF OFF	None	А, E
0 H L	Blank		I	_	×	Ŧ	×	×	×		т	ب	-			F OFF OFF OFF OI	FF OFF OFF OFF	None	A, D,
1 H L	Decimal	0	Ŧ		Ŧ	-	Ŧ	-	-	I	Ŧ		-			ON ON ON	ON OFF	5	8
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		-	I	-	I		-		_	Ŧ	Ŧ	-	-			ON ON OFF	OFF OFF		8
3 H L L L L L L L L L H L		2	т	-	Ŧ	╘	_ _	_		Γ	Ŧ	-	-		t	ON OFF ON	OFF ON		8
4HLHLLLLLLHLOFF ONON OFF ONON OFF ONON OFF ONON OFF ONON OFF ONON ON<		3	I	-	Ŧ	-	_	-		Ŧ	Ŧ	-	-			ON ON ON	NO	1 ⁻ 1-1	8
5 H L H L L L L L H L H L H L H L H L H L H L H L H L H L H L H L H L H H L H H L H H L H H L H H L H H H L L H H L L H H L		4	I	-	I	_	-			I	I	-	Т		<u> </u>	NO NO	NO NO		8
6 H L L L L L L H H L N O		2	Ŧ	-	Ŧ	-	-	-		Ŧ	Ŧ	-	Ŧ	1.1	<u>+</u>	OFF ON ON	NO NO		8
7 H L L L L L L L H L L H H H L H H H L H H H L L H H H L L H H H L L H H L L L H L L H L H L H L H L <thl< th=""> <thl< th=""> <thl< th=""></thl<></thl<></thl<>		9	I	-	Ŧ	-		-	-	I	Ŧ	-	Ŧ			OFF ON ON	NO NO		8
8HLHLLLLLLLLLLLLLLLLNNN <th< td=""><td></td><td>-</td><td>Ŧ</td><td>L</td><td>Ŧ</td><td><u>بر</u></td><td></td><td></td><td>-</td><td>Ŧ</td><td>I</td><td><u>_</u></td><td>т</td><td></td><td>1</td><td>NO NO</td><td>JFF OFF OFF OFF</td><td></td><td>8</td></th<>		-	Ŧ	L	Ŧ	<u>بر</u>			-	Ŧ	I	<u>_</u>	т		1	NO NO	JFF OFF OFF OFF		8
9HLHLLLHLHLHLHLHLHLHLHLHNNN <th< td=""><td></td><td>8</td><td>Ŧ</td><td>-</td><td>Ξ</td><td>-</td><td>-</td><td></td><td>_</td><td>I</td><td>Ŧ</td><td>I</td><td>-</td><td></td><td>+ ···</td><td>NO NO NO</td><td>NO NO</td><td></td><td>8</td></th<>		8	Ŧ	-	Ξ	-	-		_	I	Ŧ	I	-		+ ···	NO NO NO	NO NO		8
0HLLLLLLLLLLLLLLLLLLLLLLHLLLHLLLLHLLHLLLLLLHLLHLLHLLHLLHLLHLLHLLHLLHLLHLLHLHLHLHLHLHLHLHLHLHLHLHHLHLHHLHLHHLHLHLHLHLHLHLHLLHLLL <th< td=""><td></td><td>0</td><td>Ŧ</td><td>-</td><td>I</td><td>┛</td><td></td><td></td><td></td><td>T</td><td>L</td><td>I</td><td>- </td><td></td><td><u>+</u></td><td>NO NO NO</td><td>NO NO</td><td></td><td>8</td></th<>		0	Ŧ	-	I	┛				T	L	I	-		<u>+</u>	NO NO NO	NO NO		8
1 H L L L L L L H L L H L H CF ON OFF ON OFF ON OFF ON OFF ON OFF ON O		•	I		-	-	-			I	т	-	-			NO NO NO	ON OFF		8, C
2HLHLLLLHLHLHLHLHHLHHNON <off of<="" th="">3HLHLLLLLHHLHHNON<off of<="" td="">5HHHLLLLLLHHHLHHNOFF OF7HHHLLLLLHHHHHNOFF OI8HLLLLLLHHHLHNOOFF OI9HLHLLLLLHHLLLCFOOOO8HLLLLLLLHHLNOOOO9HLLLLLLLLHLLLCFOO<!--</td--><td></td><td>-</td><td>I</td><td>-</td><td>T</td><td>-</td><td></td><td></td><td>-</td><td>Ŧ</td><td>Ŧ</td><td>╘</td><td>- </td><td></td><td></td><td>NO NO</td><td>JFF OFF OFF OFF</td><td></td><td>8</td></off></off>		-	I	-	T	-			-	Ŧ	Ŧ	╘	-			NO NO	JFF OFF OFF OFF		8
3 H L H L L L L H H L H L H H H L L L L L L L L H L H L H L H L H H H L H H H L H H H L H H H L H H L H H H L H H H L H H H L H H L H		2	Ŧ	-	Ŧ	-	-			I	Ŧ	<u>ب</u>	-			ON OFF ON	OFF		8
4 H L L L L L H L L L L L H L H L H L H L H H L H H L H H L H H L H H L H		ю	I	-	Ŧ	-			L	Ŧ	I	بہ	-			ON ON ON	8 0		8
5 H H L L L L H		4	I	_ _	I	- -			L	I	т	د	r			ON ON OFF	NO NO		8
6 H H L L L L H H H H L H L H H L H H L H L H L H L H L H L H L L H L L H L L H L L H L L H L L H L L L L L L L L L L L L L L L L		5	т	I	_	-		-	-	Ŧ	Ŧ	-	I			OFF ON ON	NO NO		8
7 H H L L L L H H H H L H H H H H H H H H H H H H H H H L H H L H L H L L H L L H L L L H L L L L L H L L L L L H L L L L L H L L L H L L L H L	Latch	9	Ŧ	Ŧ	-	-	_		-	I	Ŧ	-	I			OFF ON ON	NO NO		•
8 H L L L L L L L L L H L L H L L H L L H L L H L	Latch	~	I	Ŧ					-	Ŧ	т	-	т			OFF ON ON	NO		8
9 H L		8	Ŧ		=	⊢		-		т	Ŧ	I	-			NO NO NO	NO NO		8
Item L <td></td> <td>6</td> <td>Ŧ</td> <td></td> <td>Ŧ</td> <td><u> </u></td> <td>-</td> <td></td> <td>-</td> <td>т</td> <td></td> <td><u> </u></td> <td>- </td> <td></td> <td></td> <td>NO NO NO</td> <td>NO NO</td> <td></td> <td>8</td>		6	Ŧ		Ŧ	<u> </u>	-		-	т		<u> </u>	-			NO NO NO	NO NO		8
 A. RBI/RBO is wire-AND logic serving as ripple blanking input (RBI) and/or ripple blanking output (RBO). B. The blanking input (BI) must be low when functions DECIMAL/O through 20/RIPPLE BLANK are desired. C. The ripple-blanking input (RBI) must be open or high to display a zero during the decimal 0 input. D. When a high logic level is applied directly to the blanking input (BI) all segment outputs are off regardless of any other input condition. E. When the ripple-blanking input (RBI) must be open or high to display a zero during the decimal 0 input. D. When the ripple-blanking input (RBI) and outputs Q_A through QD are at a low logic level, all segment outputs are off and the ripple-blanking output (RBO) goes to a low logic level (response condition). 	Ripple Blank	0	Ŧ			×		ر 	L	ر	т	-	-			OFF OFF	OFF		A, B,
condition. When the ripple-blanking input (RBI) and outputs QA through QD are at a low logic level, all segment outputs are off and the ripple-blanking output (RBO) goes to a low logic level (response condition).	<u>ج</u> بې بې بې	l/RBO is v blanking ripple-bla sn a high	vire-AND input (ğl ınking inp logic lev	l logic ser l) must br put (ABI) el is appl	ving e tow) mus	as ripp / when st be o	ole blankin i functions i pen or hig y to the bl	g input (ř DECIMA h to displ	REI) and/or L/O throug ay a zero du iput (BI) al	ripple bł h 20/RIP uring the	anking out PLE BLAN decimal 0 ii t outputs a	Te o	(RBC) rede ffre,)). sired. jardle	io ss	any other input			
a low logic level (response condition).		dition. en the rip _l	pie-blank	ing input	г (<u>R</u> B	11) and	d outputs (QA throu	gh Q _D are	at a low	logic level,	lle	mgəs	ent o	utpu	ts are off and the			D .
	ripp	ole-bìankir	ng output	6 (NBO) 9	joes t		w logic lev	el (respon									SEGMENT	DENT	FICA.



SDLS050 - NOVEMBER 1971 - REVISED MARCH 1988



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN74143N	OBSOLETE	PDIP	Ν	24		TBD	Call TI	Call TI	0 to 70		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MPDI006B - SEPTEMBER 2001 - REVISED APRIL 2002

N (R-PDIP-T24)

PLASTIC DUAL-IN-LINE



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-010



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated