



FAN48610 2.5 MHz, Fixed-Output Synchronous TinyBoost® Regulator

Features

- Input Voltage Range: 2.5 V to 4.50 V
- Output Voltages Range: 3.0 V to 5.0 V
- $I_{OUT} \geq 1$ A at $V_{OUT} = 5.0$ V, $V_{IN} \geq 2.5$ V
- $I_{OUT} \geq 1.5$ A at $V_{OUT} = 5.0$ V, $V_{IN} \geq 3.0$ V
- Up to 94% Efficient
- Internal Synchronous Rectification
- Soft-Start with True Load Disconnect
- Short-Circuit Protection
- 9-Bump, 1.215 mm x 1.215 mm, 0.4 mm Pitch WLCSP
- Three External Components: 2016 0.47 μ H Inductor, 0603 Case Size Input / Output Capacitors
- Total Application Board Solution Size: < 11 mm²

Applications

- Class-D Audio Amplifier and USB OTG Supply
- Boost for Low-Voltage Li-Ion Batteries
- Smart Phones, Tablets, Portable Devices, Wearables

Description

The FAN48610 is a low-power boost regulator designed to provide a minimum voltage-regulated rail from a standard single-cell Li-Ion battery and advanced battery chemistries. Even below the minimum system battery voltage, the device maintains the output voltage regulation for a minimum output load current of 1.0 A. The combination of built-in power transistors, synchronous rectification, and low supply current suit the FAN48610 for battery-powered applications.

The FAN48610 is available in a 9-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).




Figure 1. Typical Application

Ordering Information

Part Number	V _{OUT}	Operating Temperature	Package	Packing ⁽¹⁾	Device Marking
FAN48610UC50X	5.0 V	-40°C to 85°C	WLCSP, 0.4 mm Pitch	Tape and Reel	KF
FAN48610BUC50X ⁽²⁾					KA
FAN48610BUC45X ⁽²⁾	4.5 V				KN
FAN48610BUC33X ⁽²⁾	3.3 V				

Notes:

1. Tape and reel specifications are available on www.fairchildsemi.com.
2. Includes backside lamination.

Block Diagrams




Figure 2. IC Block Diagram

Table 1. Recommended Components

Component	Description	Vendor	Parameter	Typ.	Unit
L1	0.47 μ H, 30%, 2016	Toko: DFE201612C DFR201612C Cynotec: PIFE20161B	L	0.47	μ H
			DCR (Series R)	40	m Ω
C _{IN}	10 μ F, 10%, 6.3 V, X5R, 0603	Murata: GRM188R60J106K TDK: C1608X5R0J106K	C	10	μ F
C _{OUT}	22 μ F, 20%, 6.3 V, X5R, 0603	TDK: C1608X5R0J226M	C	22	μ F

Pin Configuration




Figure 3. Top View




Figure 4. Bottom View

Pin Definitions

Pin #	Name	Description
A1, A2	VOUT	Output Voltage. This pin is the output voltage terminal; connect directly to C _{OUT} .
A3	VIN	Input Voltage. Connect to Li-Ion battery input power source and the bias supply for the gate drivers.
B1, B2	SW	Switching Node. Connect to inductor.
B3	EN	Enable. When this pin is HIGH, the circuit is enabled.
C1, C2	PGND	Power Ground. This is the power return for the IC. C _{OUT} capacitor should be returned with the shortest path possible to these pins.
C3	AGND	Analog Ground. This is the signal ground reference for the IC. All voltage levels are measured with respect to this pin – connect to PGND at a single point.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit	
V_{IN}	Voltage on VIN Pin	-0.3	6.0	V	
V_{OUT}	Voltage on VOUT Pin		6.0	V	
SW	SW Node	DC	-0.3	6.0	V
		Transient: 10 ns, 3 MHz	-1.0	8.0	
V_{CC}	Voltage on Other Pins	-0.3	6.0 ⁽³⁾	V	
ESD	Electrostatic Discharge Protection Level	Human Body Model per JESD22-A114	2		kV
		Charged Device Model per JESD22-C101	1		
T_J	Junction Temperature	-40	+150	°C	
T_{STG}	Storage Temperature	-65	+150	°C	
T_L	Lead Soldering Temperature, 10 Seconds		+260	°C	

Note:

- Lesser of 6.0 V or $V_{IN} + 0.3$ V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
V_{IN}	Supply Voltage	2.5	4.5	V
I_{OUT}	Maximum Output Current	1000		mA
T_A	Ambient Temperature	-40	+85	°C
T_J	Junction Temperature	-40	+125	°C

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards with vias in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature, $T_{J(max)}$, at a given ambient temperature, T_A .

Symbol	Parameter	Typical	Unit
Θ_{JA}	Junction-to-Ambient Thermal Resistance	50	°C/W

Electrical Characteristics

Recommended operating conditions, unless otherwise noted, circuit per Figure 1, $V_{OUT} = 3.0\text{ V to }5.0\text{ V}$, $V_{IN} = 2.5\text{ V to }4.5\text{ V}$, $T_A = -40^\circ\text{C to }85^\circ\text{C}$. Typical values are given $V_{IN} = 3.6\text{ V}$ and $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Power Supply						
I_Q	V_{IN} Quiescent Current	$V_{IN}=3.6\text{ V}$, $I_{OUT}=0$, $EN=V_{IN}$		85	125	μA
		Shutdown: $EN=0$, $V_{IN}=3.6\text{ V}$		3	10	
V_{UVLO}	Under-Voltage Lockout	V_{IN} Rising		2.2	2.3	V
V_{UVLO_HYS}	Under-Voltage Lockout Hysteresis			150		mV
Inputs						
V_{IH}	Enable HIGH Voltage		1.05			V
V_{IL}	Enable LOW Voltage				0.4	V
I_{PD}	Current Sink Pull-Down	EN Pin, Logic HIGH		100		nA
R_{LOW}	Low-State Active Pull-Down	EN Pin, Logic LOW	200	300	400	k Ω
Outputs						
V_{REG}	Output Voltage Accuracy DC ⁽⁴⁾	Referred to V_{OUT} , $2.5\text{ V} \leq V_{IN} \leq V_{OUT} - 150\text{ mV}$	-2		4	%
I_{LK_OUT}	V_{IN} -to- V_{OUT} Leakage Current	$V_{OUT}=0$, $EN=0$, $V_{IN}=4.2\text{ V}$			1	μA
I_{LK}	V_{OUT} -to- V_{IN} Reverse Leakage Current	$V_{OUT}=5.0\text{ V}$, $EN=0$, $V_{IN}=2.5\text{ V}$			3.5	μA
V_{TRSP}	Output Voltage Accuracy Transient ⁽⁵⁾	Referred to V_{OUT} , 50-500 mA Load Step	-5		5	%
Timing						
f_{SW}	Switching Frequency	$V_{IN}=3.6\text{ V}$, $V_{OUT}=5.0\text{ V}$, Load=1000 mA	2.0	2.5	3.0	MHz
t_{SS}	Soft-Start EN HIGH to Regulation ⁽⁵⁾	50 Ω Load, $V_{OUT} = 5.0\text{ V}$		600		μs
t_{RST}	FAULT Restart Timer ⁽⁵⁾			20		ms
Power Stage						
$R_{DS(ON)N}$	N-Channel Boost Switch $R_{DS(ON)}$	$V_{IN}=3.6\text{ V}$, $V_{OUT}=5.0\text{ V}$		80	130	m Ω
$R_{DS(ON)P}$	P-Channel Sync. Rectifier $R_{DS(ON)}$	$V_{IN}=3.6\text{ V}$, $V_{OUT}=5.0\text{ V}$		65	115	m Ω
I_{V_LIM}	Boost Valley Current Limit	$V_{OUT}=5.0\text{ V}$		3.0		A
$I_{V_LIM_SS}$	Boost Soft-Start Valley Current Limit	$V_{IN} < V_{OUT} < V_{OUT_TARGET}$, SS Mode		1.7		A
$V_{MIN_1.0A}$	Minimum V_{IN} for 1000 mA Load ⁽⁵⁾	$V_{OUT}=5.0\text{ V}$		2.5		V
$V_{MIN_1.5A}$	Minimum V_{IN} for 1500 mA Load ⁽⁵⁾	$V_{OUT}=5.0\text{ V}$		3.0		V
T_{150T}	Over-Temperature Protection (OTP)			150		$^\circ\text{C}$
T_{150H}	OTP Hysteresis			20		$^\circ\text{C}$

Notes:

- DC I_{LOAD} from 0 to 1 A. V_{OUT} measured from mid-point of output voltage ripple. Effective capacitance of $C_{OUT} \geq 3\text{ }\mu\text{F}$.
- Guaranteed by design and characterization; not tested in production.

Typical Characteristics

Unless otherwise specified; $V_{IN} = 3.6\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$, and circuit and components according to Figure 1.




Figure 5. Efficiency vs. Load Current and Input Voltage




Figure 6. Efficiency vs. Load Current and Temperature




Figure 7. Efficiency vs. Load Current and Input Voltage, $V_{OUT}=3.3\text{V}$




Figure 8. Efficiency vs. Load Current and Temperature, $V_{IN}=3.0\text{V}$, $V_{OUT}=3.3\text{V}$




Figure 9. Output Regulation vs. Load Current and Input Voltage (Normalized to 3.6V, 500mA Load)




Figure 10. Output Regulation vs. Load Current and Temperature (Normalized to 3.6V, 500mA Load, $T_A=25^\circ\text{C}$)

Typical Characteristics

Unless otherwise specified; $V_{IN} = 3.6\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$, and circuit and components according to Figure 1.




Figure 11. Quiescent Current vs. Input Voltage, Temperature




Figure 12. Output Ripple vs. Load Current and Input Voltage




Figure 13. Frequency vs. Load Current and Input Voltage




Figure 14. Startup, 50 Ω Load




Figure 15. Overload Protection




Figure 16. Load Transient, 100-500 mA, 100 ns Edge

Typical Characteristics

Unless otherwise specified; $V_{IN} = 3.6\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$, and circuit and components according to Figure 1.




Figure 17. Load Transient, 500-1000 mA, 100 ns Edge




Figure 18. Simultaneous Line / Load Transient, 3.3-3.9 V_{IN} , 10 μs Edge, 500-1000 mA Load, 100 ns Edge




Figure 19. Line Transient, 3.3-3.9 V_{IN} , 10 μs Edge, 500 mA Load




Figure 20. Typical Maximum Output Current vs. Input Voltage

Circuit Description

FAN48610 is a synchronous boost regulator, typically operating at 2.5 MHz in Continuous Conduction Mode (CCM), which occurs at moderate to heavy load current and low V_{IN} voltages. The regulator's Pass-Through Mode automatically activates when V_{IN} is above the boost regulator's set point.

Table 2. Operating Modes

Mode	Description	Invoked When:
LIN	Linear Startup	$V_{IN} > V_{OUT}$
SS	Boost Soft-Start	$V_{IN} < V_{OUT} < V_{OUT(TARGET)}$
BST	Boost Operating Mode	$V_{OUT} = V_{OUT(TARGET)}$
PT	Pass-Through Mode	$V_{IN} > V_{OUT(TARGET)}$

Boost Mode Regulation

The FAN48610 uses a current-mode modulator to achieve excellent transient response and smooth transitions between CCM and DCM operation. During CCM operation, the device maintains a switching frequency of about 2.5 MHz. In light-load operation (DCM), frequency is naturally reduced to maintain high efficiency.

Shutdown and Startup

When EN is LOW, all bias circuits are off and the regulator is in Shutdown Mode. During shutdown, current flow is prevented from V_{IN} to V_{OUT} , as well as reverse flow from V_{OUT} to V_{IN} . It is recommended to keep load current draw below 500 mA until the devices successfully executes startup. The following table describes the startup sequence.

Table 3. Boost Startup Sequence

Start Mode	Entry	Exit	End Mode	Timeout (μ s)
LIN1	$V_{IN} > V_{UVLO}$, EN=1	$V_{OUT} > V_{IN} - 300$ mV	SS	
		TIMEOUT	LIN2	512
LIN2	LIN1 Exit	$V_{OUT} > V_{IN} - 300$ mV	SS	
		TIMEOUT	FAULT	1024
SS	LIN1 or LIN2 Exit	$V_{OUT} = V_{OUT(TARGET)}$	BST	
		OVERLOAD TIMEOUT	FAULT	64

LIN Mode

When EN is HIGH and $V_{IN} > V_{UVLO}$, the regulator first attempts to bring V_{OUT} within 300 mV of V_{IN} by using the internal fixed-current source from V_{IN} (Q2). The current is limited to the LIN1 set point.

If V_{OUT} reaches $V_{IN} - 300$ mV during LIN1 Mode, the SS Mode is initiated. Otherwise, LIN1 times out after 512 μ s and LIN2 Mode is entered.

In LIN2 Mode, the current source is incremented to 1.6 A. If V_{OUT} fails to reach $V_{IN} - 300$ mV after 1024 μ s, a fault condition is declared and the device waits 20 ms to attempt an automatic restart.

Soft-Start (SS) Mode

Upon the successful completion of LIN Mode ($V_{OUT} \geq V_{IN} - 300$ mV), the regulator begins switching with boost pulses current limited to 50% of nominal level.

During SS Mode, if V_{OUT} fails to reach regulation during the SS ramp sequence for more than 64 μ s, a fault is declared. If large C_{OUT} is used, the reference is automatically stepped slower to avoid excessive input current draw.

Boost (BST) Mode

This is a normal operating mode of the regulator.

Pass-Through (PT) Mode

In normal operation, the device automatically transitions from Boost Mode to Pass-Through Mode if V_{IN} goes above the target V_{OUT} . In Pass-Through Mode, the device fully enhances Q2 to provide a very low impedance path from V_{IN} to V_{OUT} . Entry to the Pass-Through Mode is triggered by condition where $V_{IN} > V_{OUT}$ and no switching has occurred during the past 5 μ s. To soften the entry into Pass-Through Mode, Q2 is driven as a linear current source for the first 5 μ s. Pass-Through Mode exit is triggered when V_{OUT} reaches the target V_{OUT} voltage. During Automatic Pass-Through Mode, the device is short-circuit protected by a voltage comparator tracking the voltage drop from V_{IN} to V_{OUT} ; if the drop exceeds 300 mV, a fault is declared.

Fault State

The regulator enters Fault State under any of the following conditions:

- V_{OUT} fails to achieve the voltage required to advance from LIN Mode to SS Mode.
- V_{OUT} fails to achieve the voltage required to advance from SS Mode to BST Mode.
- Boost current limit triggers for 2 ms during BST Mode.
- $V_{IN} - V_{OUT} > 300$ mV; this fault can occur only after successful completion of the soft-start sequence.
- $V_{IN} < V_{UVLO}$.

Once a fault is triggered, the regulator stops switching and presents a high-impedance path between V_{IN} and V_{OUT} . After waiting 20 ms, an automatic restart is attempted.

Over-Temperature

The regulator shuts down if the die temperature exceeds 150°C. Restart occurs when the IC has cooled by approximately 20°C.

Application Information

Output Capacitance (C_{OUT})

The effective capacitance (C_{EFF}⁽⁶⁾) of small, high-value ceramic capacitors decreases as their bias voltage increases, as illustrated in the graph below:




Figure 21. C_{EFF} for 22 µF, 0603, X5R, 6.3 V-Rated Capacitor (TDK C1608X5R0J226M)

FAN48610 is guaranteed for stable operation with the minimum value of C_{EFF} (C_{EFF(MIN)}) outlined in Table 4.

Table 4. Minimum C_{EFF} Required for Stability

Operating Conditions			C _{EFF(MIN)} (µF)
V _{OUT} (V)	V _{IN} (V)	I _{LOAD} (mA)	
5.0	2.5 to 4.5	0 to 1000	3.0

Note:

6. C_{EFF} varies by manufacturer, capacitor material, and case size.

Inductor Selection

Recommended nominal inductance value is 0.47 µH.

The FAN48610 employs valley-current limiting, so peak inductor current can reach 3.8 A for a short duration during overload conditions. Saturation effects cause the inductor current ripple to become higher under high loading, as only the valley of the inductor current ripple is controlled.

Startup

Input current limiting is in effect during soft-start, which limits the current available to charge C_{OUT} and any additional capacitance on the V_{OUT} line. If the output fails to achieve regulation within the limits described in the Soft-Start section above, a fault occurs, causing the circuit to shut down. It waits about 20 ms before attempting a restart. If the total combined output capacitance is very high, the circuit may not start on the first attempt, but eventually achieves regulation if no load is present. If a high current load and high capacitance are both present during soft-start, the circuit may fail to achieve regulation and continually attempt soft-start, only to have the output capacitance discharged by the load when in Fault State.

Product-Specific Dimensions (This table pertains to the package information on the following page.)

D	E	X	Y
1.215 ±0.030 mm	1.215 ±0.030 mm	0.2075 mm	0.2075 mm

Output Voltage Ripple

Output voltage ripple is inversely proportional to C_{OUT}. During t_{ON}, when the boost switch is on, all load current is supplied by C_{OUT}.

$$V_{\text{RIPPLE(P-P)}} = t_{\text{ON}} \cdot \frac{I_{\text{LOAD}}}{C_{\text{OUT}}} \quad \text{EQ. 1}$$

and

$$t_{\text{ON}} = t_{\text{SW}} \cdot D = t_{\text{SW}} \cdot \left(1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}\right) \quad \text{EQ. 2}$$

therefore:

$$V_{\text{RIPPLE(P-P)}} = t_{\text{SW}} \cdot \left(1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}\right) \cdot \frac{I_{\text{LOAD}}}{C_{\text{OUT}}} \quad \text{EQ. 3}$$

$$t_{\text{SW}} = \frac{1}{f_{\text{SW}}} \quad \text{EQ. 4}$$

The maximum V_{RI}PPLE occurs when V_{IN} is minimum and I_{LOAD} is maximum. For better ripple performance, more output capacitance can be added.

Layout Recommendations

The layout recommendations below highlight various top-copper pours by using different colors.

To minimize spikes at V_{OUT}, C_{OUT} must be placed as close as possible to PGND and V_{OUT}, as shown below.

For thermal reasons, it is suggested to maximize the pour area for all planes other than SW. Especially the ground pour should be set to fill all available PCB surface area and tied to internal layers with a cluster of thermal vias.







Figure 22. Layout Recommendation





TOP VIEW



RECOMMENDED LAND PATTERN
(NSMD PAD TYPE)



SIDE VIEWS



BOTTOM VIEW

NOTES

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASME Y14.5M, 2009.
- D. DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- E. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
- F. DRAWING FILNAME: MKT-UC009Ak rev2





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- AccuPower™
- AttitudeEngine™
- Awinda®
- AX-CAP®*
- BitSiC™
- Build it Now™
- CorePLUS™
- CorePOWER™
- CROSSVOL™
- CTL™
- Current Transfer Logic™
- DEUXPEED®
- Dual Cool™
- EcoSPARK®
- EfficientMax™
- ESBC™
- F**™
- Fairchild®
- Fairchild Semiconductor®
- FACT Quiet Series™
- FACT®
- FastvCore™
- FETBench™
- FPS™
- F-PFS™
- FRFET®
- Global Power ResourceSM
- GreenBridge™
- Green FPS™
- Green FPS™ e-Series™
- Gmax™
- GTO™
- IntelliMAX™
- ISOPLANAR™
- Making Small Speakers Sound Louder and Better™
- MegaBuck™
- MICROCOUPLER™
- MicroFET™
- MicroPak™
- MicroPak2™
- MillerDrive™
- MotionMax™
- MotionGrid®
- MTi®
- MTx®
- MVN®
- mWSaver®
- OptoHiT™
- OPTOLOGIC®
- OPTOPLANAR®
- ™
- Power Supply WebDesigner™
- PowerTrench®
- PowerXS™
- Programmable Active Droop™
- QFET®
- QS™
- Quiet Series™
- RapidConfigure™
- ™
- Saving our world, 1mW/W/kW at a time™
- SignalWise™
- SmartMax™
- SMART START™
- Solutions for Your Success™
- SPM®
- STEALTH™
- SuperFET®
- SuperSOT™-3
- SuperSOT™-6
- SuperSOT™-8
- SupreMOS®
- SyncFET™
- Sync-Lock™
- ™
- TinyBoost®
- TinyBuck®
- TinyCalc™
- TinyLogic®
- TINYOPTO™
- TinyPower™
- TinyPWM™
- TinyWire™
- TranSiC™
- TriFault Detect™
- TRUECURRENT®*
- μSerDes™
- ™
- UHC®
- Ultra FRFET™
- UniFET™
- VcX™
- VisualMax™
- VoltagePlus™
- XS™
- Xsens™
- 仙童®

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT [HTTP://WWW.FAIRCHILDSEMI.COM](http://www.fairchildsemi.com). FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I77