SN54LV574 . . . J OR W PACKAGE

SCLS199B - MARCH 1993 - REVISED APRIL 1996

- *EPIC* <sup>™</sup> (Enhanced-Performance Implanted CMOS) 2-μ Process
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub>, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  > 2 V at V<sub>CC</sub>, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs

#### description

These octal edge-triggered D-type flip-flops are designed for 2.7-V to 5.5-V  $\rm V_{CC}$  operation.

The 'LV574 feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

SN74LV574	DB, DW (TOP VI	•	KAGE
OE 1D 2D 3D 4D 5D 6D 7D 8D GND	(10P VI 1 2 3 4 5 6 7 8 9 10	20] V <sub>CC</sub> 19] 1Q 18] 2Q 17] 3Q 16] 4Q 15] 5Q 14] 6Q 13] 7Q 12] 8Q 11] CLK	
	1		

N54LV574 . . . FK PACKAGE (TOP VIEW)

	2D 10 10 10	
		٦
3D 4D 5D	] 4 <sup>3 2 1 20 19</sup> ] 4 18[	2Q
4D	5 17	3Q
5D	6 16	4Q
6D 7D	] 7 15	5Q
7D	8 14	6Q
ľ	8D SND CLK 8Q 7Q	_

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LV574 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV574 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV574 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated


SCLS199B - MARCH 1993 - REVISED APRIL 1996

	FUNCTION TABLE (each flip-flop)											
	INPUTS	OUTPUT										
OE	CLK	D	Q									
L	$\uparrow$	Н	Н									
L	$\uparrow$	L	L									
L	H or L	Х	Q <sub>0</sub>									
н	Х	Х	Z									

#### logic symbol<sup>†</sup>



logic diagram (positive logic)



**To Seven Other Channels** 

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DB, DW, J, PW, and W packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3):	DB package 0.6 W
	DW package 1.6 W
	PW package 0.7 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



SCLS199B - MARCH 1993 - REVISED APRIL 1996

#### recommended operating conditions (see Note 4)

			SN54L	.V574	SN74L	.V574	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	5.5	2.7	5.5	V
Maria		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		2		N/
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	3.15		3.15		V
	Law law Paratastratas	$V_{CC}$ = 2.7 V to 3.6 V		0.8		0.8	N/
VIL	Low-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$		1.65		1.65	.65 V
VI	Input voltage		0	Vcc	0	VCC	V
VO	Output voltage		0	VCC	0	VCC	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	00	-8		-8	
ЮН	High-level output current	$V_{CC}$ = 4.5 V to 5.5 V	80	-16		-16	mA
		V <sub>CC</sub> = 2.7 V to 3.6 V	Z	8		8	
IOL	Low-level output current	$V_{CC}$ = 4.5 V to 5.5 V		16		16	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		0	100	0	100	ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		+	SN	154LV57	'4	SN	174LV57	4	UNIT
PARAMETER	TEST CONDITIONS	vcc†	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -100 μA	MIN to MAX	V <sub>CC</sub> – C	).2		V <sub>CC</sub> – 0	).2		
∨он	I <sub>OH</sub> = – 8 mA	3 V	2.4			2.4			V
	I <sub>OH</sub> = – 16 mA	4.5	3.6			3.6			
	I <sub>OL</sub> = 100 μA	MIN to MAX			0.2			0.2	
VOL	I <sub>OL</sub> = 8 mA	3 V			0.4			0.4	V
	I <sub>OL</sub> = 16 mA	4.5 V			0.55			0.55	
		3.6 V		11	2 ±1			±1	
l	$V_{I} = V_{CC} \text{ or } GND$	5.5 V		REL	±1	±1			μA
1		3.6 V		2	±5			±5	
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	5.5 V	5 ±5					μA	
		3.6 V	20	5	20			20	
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V	A d		20			20	μA
∆ICC	One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			500			500	μΑ
		3.3 V		2.5			2.5		_
Ci	$V_I = V_{CC}$ or GND	5 V		3			3		pF
6		3.3 V		7			7		- 5
Co	$V_{O} = V_{CC}$ or GND	5 V		10			10		pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

SCLS199B – MARCH 1993 – REVISED APRIL 1996

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

					SN54L	V574			
				= 5 V .5 V	V <sub>CC</sub> = ± 0.		V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			50	4	40	4	30	MHz
tw	Pulse duration, CLK high or low		8	_0	12		14		ns
t <sub>su</sub>	Setup time before $CLK^\uparrow$	High or low	5	PR.	8	pR	9		ns
t <sub>h</sub>	Hold time, data after $CLK\uparrow$		4	<i>6x</i>	3		3		ns

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

					SN7	4LV574			
				c = 5 V 0.5 V		= 3.3 V 0.3 V	V <sub>CC</sub> =	2.7 V	UNIT
			MI	MAX	MIN	I MAX	MIN	MAX	
fclock	Clock frequency			50	)	40		30	MHz
tw	Pulse duration, CLK high or low			3	12	2	14		ns
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>	High or low		5	8	3	9		ns
th	Hold time, data after $CLK^\uparrow$			1	3	3	3		ns

## switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

						SN54L	.V574				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =	= 5 V ± (	).5 V	$V_{CC}$ = 3.3 V $\pm$ 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT
		(001101)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
fmax			50	70		40	50	. (	30		MHz
<sup>t</sup> pd	CLK	Q		12	N.	C'NN	17	24	EN	26	ns
ten	OE	Q		11	× 17		16	22		25	ns
<sup>t</sup> dis	OE	Q		14	19		18	27		28	ns

## switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN74LV574								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$ = 5 V $\pm$ 0.5 V			$V_{CC}$ = 3.3 V $\pm$ 0.3 V			VCC =	UNIT		
	(111 01)		MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX		
f <sub>max</sub>			50	70		40	50		30		MHz	
<sup>t</sup> pd	CLK	Q		12	17		17	24		26	ns	
t <sub>en</sub>	OE	Q		11	17		16	22		25	ns	
<sup>t</sup> dis	OE	Q		14	19		18	27		28	ns	




# SN54LV574, SN74LV574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS199B – MARCH 1993 – REVISED APRIL 1996

### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	VCC	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitance per flip-flop		Outputs enabled		3.3 V	40	
	Outputs disabled	C <sub>1</sub> = 50 pF, f = 10 MHz	3.3 V	22	pF	
		Outputs enabled	$O_{L} = 50 \text{ pr},  r = 10 \text{ WHz}$	= \/	44	Pi
		Outputs disabled		5 V	24	




SCLS199B – MARCH 1993 – REVISED APRIL 1996



#### PARAMETER MEASUREMENT INFORMATION



- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .







11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN74LV574DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI	-40 to 85		
SN74LV574DBR	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI	-40 to 85		
SN74LV574DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85		
SN74LV574DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85		
SN74LV574PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85		
SN74LV574PWR	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85		

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **DW0020A**



### **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

## **EXAMPLE BOARD LAYOUT**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### DW0020A

## **EXAMPLE STENCIL DESIGN**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



### **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

#### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated