

## FDC697P

# P-Channel 1.8V PowerTrench® MOSFET

## **General Description**

This P-Channel 1.8V specified MOSFET uses Fairchild's advanced low voltage Power Trench process. It has been optimized for battery power management applications.

## **Applications**


- Battery management
- Load Switch
- Battery protection

### **Features**

 $\begin{array}{ll} \bullet & -8~A,\, -20~V & R_{DS(ON)} & = 20~m\Omega \ @~V_{GS} = -4.5~V \\ R_{DS(ON)} & = 25~m\Omega \ @~V_{GS} = -2.5~V \\ R_{DS(ON)} & = 35~m\Omega \ @~V_{GS} = -1.8~V \\ \end{array}$ 

- High performance trench technology for extremely low  $R_{\ensuremath{\mathsf{DS}}(\ensuremath{\mathsf{ON}})}$
- · Fast switching speed
- FLMP SuperSOT-6 package: Enhanced thermal performance in industry-standard package size





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V <sub>DSS</sub>	Drain-Source Voltage		-20	V	
V <sub>GSS</sub>	Gate-Source Voltage		±8	V	
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	-8	А	
	– Pulsed		-40		
P <sub>D</sub>	Power Dissipation	(Note 1a)	2	W	
	1	(Note 1b)	1.5		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temp	perature Range	-55 to +150	°C	

## **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	60	°C/W
		(Note 1b)	111	
R <sub>eJC</sub>	Thermal Resistance, Junction-to-Case		0.5	

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
.697	FDC697P	7"	8mm	3000 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics	1	I	l		I
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A}$	-20			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = $-250~\mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		-12.2		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			<b>–</b> 1	μА
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 8 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			±100	nA
On Char	acteristics (Note 2)	•	•	•		•
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_{D} = -250 \mu A$	-0.4	-0.8	-1.5	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = $-250~\mu A$ , Referenced to $25^{\circ}C$		2.9		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$\begin{split} &V_{GS} = -4.5 \text{ V}, &I_D = -8 \text{ A} \\ &V_{GS} = -2.5 \text{ V}, &I_D = -6.8 \text{ A} \\ &V_{GS} = -1.8 \text{ V}, &I_D = -5.8 \text{ A} \\ &V_{GS} = -4.5 \text{ V}, I_D = -8 \text{ A}, T_J = 125 ^{\circ}\text{C} \end{split}$		13 18 26 16	20 25 35 27	mΩ
<b>g</b> FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, \qquad I_{D} = -8 \text{ A}$		37		S
Dvnamio	Characteristics	•	•	•		
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -10 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		3524		pF
Coss	Output Capacitance	f = 1.0 MHz		544		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			254		pF
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> = 15 mV, f = 1.0 MHz		3.8		Ω
Switchin	g Characteristics (Note 2)	•				
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -10 \text{ V}, \qquad I_{D} = -1 \text{ A},$		18	32	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		6	12	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			119	190	ns
t <sub>f</sub>	Turn-Off Fall Time			43	69	ns
$Q_g$	Total Gate Charge	$V_{DS} = -10 \text{ V}, \qquad I_{D} = -8 \text{ A},$		39	55	nC
$Q_{gs}$	Gate-Source Charge	V <sub>GS</sub> = -4.5 V		6	8.4	nC
$Q_{gd}$	Gate-Drain Charge			5.6	7.8	nC
Drain-S	ource Diode Characteristics	and Maximum Ratings	,	•		
Is	Maximum Continuous Drain–Source				-1.6	Α
$V_{SD}$	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_S = -1.6 \text{ A}  \text{(Note 2)}$		-0.7	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = -8 A,		27		ns
Q <sub>rr</sub>	Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$		16		nC

Notes: 1. R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.



a) 60°C/W when mounted on a 1in² pad of 2 oz copper




b) 111°C/W when mounted on a minimum pad of 2 oz copper


Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%


# **Dimensional Outline and Pad Layout**




**Bottom View** 



SEATING PLANE





**Recommended Landing Pattern** 

## **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation withTemperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## **Typical Characteristics**








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FACT Quiet Series™	ISOPLANAR™	РОР™	SuperFET™
ActiveArray™	FAST®	LittleFET™	Power247™	SuperSOT™-3
Bottomless™	FASTr™	MICROCOUPLER™	PowerTrench®	SuperSOT™-6
CoolFET™	FPS™	MicroFET™	QFET®	SuperSOT™-8
CROSSVOLT™	FRFET™	MicroPak™	QS™	SyncFET™
DOME™	GlobalOptoisolator™	MICROWIRE™	QT Optoelectronics™	TinyLogic <sup>®</sup>
EcoSPARK™	GTO™ .	MSX <sup>TM</sup>	Quiet Series™	TINYOPTO™
E <sup>2</sup> CMOS <sup>TM</sup>	HiSeC™	MSXPro™	RapidConfigure™	TruTranslation™
EnSigna™	I <sup>2</sup> C <sup>TM</sup>	$OCX^{TM}$	RapidConnect™	UHC™
FACT™	ImpliedDisconnect™	OCXPro™	SILENT SWITCHER®	UltraFET®
Across the board	d. Around the world.™	OPTOLOGIC®	SMART START™	VCX™
The Power France		OPTOPLANAR™	SPM™	
Programmable A		PACMAN™	Stealth™	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

## **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Search:

Go

DATASHEETS, SAMPLES, BUY TECHNICAL INFORMATION APPLICATIONS DESIGN CENTER SUPPORT COMPANY INVESTORS MY F.

Home >> Find products >>

## FDC697P

P-Channel 1.8V PowerTrench MOSFET Recommend FDC697P F077

#### **Contents**

- General description
- Features
- Applications
- Product status/pricing/packaging
- Order Samples
- Models
- Qualification Support

### **General description**

This P-Channel 1.8V specified MOSFET uses Fairchild's advanced low voltage Power Trench process. It has been optimized for battery power management applications.

#### back to top

#### **Features**

- -8 A, -20V R<sub>DS(ON)</sub> = 20 mOhm @ VGS = -4.5 V  $R_{DS(ON)} = 25 \text{ mOhm @ VGS} = -2.5 \text{ V}$  $R_{DS(ON)} = 35 \text{ mOhm @ VGS} = -1.8 \text{ V}$
- High performance trench technology for extremely low R<sub>DS(ON)</sub>
- Fast switching speed
- FLMP SuperSOT-6 package: Enhanced thermal performance in industry-standard package size

#### back to top

#### **Applications**

- Battery management
- Load Switch
- Battery protection

BUY

Datasheet Download this datasheet



e-mail this datasheet



This page Print version

This product Use in FETBench Analysis



#### **Related Links**

Request samples

How to order products

**Product Change Notices** (PCNs)

Support

Sales support

Quality and reliability

Design center

### back to top

## Product status/pricing/packaging

BUY

Product	Product status	Pb-free Status	Pricing*	Package type	Leads	Packing method	Package Marking Convention**
FDC697P	Not recommended for new designs	<b>Ø</b>	\$0.62	SSOT-6 FLMP	6	TAPE REEL	Line 1: &E& <b>Y</b> (Binary Calendar Year Coding) Line 2: .697
FDC697P_F077	Full Production	Full Production	\$0.57	SSOT-6 FLMP	6	TAPE REEL	Line 1: &E&Y (Binary Calendar Year Coding) Line 2: .697

<sup>\*</sup> Fairchild 1,000 piece Budgetary Pricing

\*\* A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a Fairchild distributor to obtain samples



Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product FDC697P is available. Click here for more information .

## back to top

#### Models

Package & leads	ge & leads Condition Temperature range		Software version	Revision date			
	PSPICE						
SSOT-6 FLMP-6 <u>Electrical</u>		25°C to 125°C	Orcad 9.1	Aug 14, 2003			

## back to top

## **Qualification Support**

Click on a product for detailed qualification data

Product
FDC697P
FDC697P_F077

back to top



## © 2007 Fairchild Semiconductor

Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions |