BUK9107-55ATE

N-channel TrenchPLUS logic level FET

Rev. 02 — 16 February 2009

Product data sheet

1. Product profile

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. The devices include TrenchPLUS diodes for ElectroStatic Discharge (ESD) protection and temperature sensing. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

1.2 Features and benefits

- Allows responsive temperature monitoring due to integrated temperature sensor
- Q101 compliant

- Electrostatically robust due to integrated protection diodes
- Low conduction losses due to low on-state resistance

1.3 Applications

- 12 V and 24 V high power motor drives
- Automotive and general purpose power switching
- Electrical Power Assisted Steering (EPAS)
- Protected drive for lamps

1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V_{DS}	drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}$		-	-	55	V
I_D	drain current	$V_{GS} = 5 \text{ V}; T_{mb} = 25 \text{ °C}; \text{ see } \frac{\text{Figure 2}}{\text{Mode 2}} \text{ and } \frac{3}{\text{Mode 2}}$	[1]	-	-	140	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 1</u>		-	-	272	W
Tj	junction temperature			-55	-	175	°C
Static ch	naracteristics						
R _{DSon}	drain-source on-state	$V_{GS} = 4.5 \text{ V}; I_D = 50 \text{ A}; T_j = 25 \text{ °C}$		-	6	7.7	mΩ
	resistance	$V_{GS} = 10 \text{ V}; I_D = 50 \text{ A}; T_j = 25 \text{ °C}$		-	5.2	6.2	mΩ
		$V_{GS} = 5 \text{ V}; I_D = 50 \text{ A}; T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure 7}}{\text{Model}} \text{ and } \frac{8}{\text{Model}}$		-	5.8	7	mΩ
S _{F(TSD)}	temperature sense diode temperature coefficient	$I_F = 250 \mu A; T_j > -55 \text{ °C}; T_j < 175 \text{ °C}$		-1.4	-1.54	-1.68	mV/K
V _{F(TSD)}	temperature sense diode forward voltage	$I_F = 250 \mu A; T_j = 25 \text{ °C}$		648	658	668	mV
							_

^[1] Current is limited by power dissipation chip rating.



2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		
2	Α	anode	mb	D A
3	D	drain		G A I A
4	K	cathode		(宏 🏲 平)
5	S	source	()()(3)()()	
mb	D	mounting base; connected to	1 2 4 5	s K
		drain	SOT426 (D2PAK)	mbl/317

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BUK9107-55ATE	D2PAK	plastic single-ended surface-mounted package (D2PAK); 5 leads (one lead cropped)	SOT426

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C		-	55	V
V_{GS}	gate-source voltage		[1]	-15	15	V
I _D	drain current	$T_{mb} = 25 ^{\circ}\text{C}; V_{GS} = 5 \text{V}; \text{see} \frac{\text{Figure 2}}{\text{C}};$	[2]	-	140	Α
		see Figure 3	[3]	-	75	Α
		T _{mb} = 100 °C; V _{GS} = 5 V; see <u>Figure 2</u>	[3]	-	75	Α
I _{DM}	peak drain current	T_{mb} = 25 °C; $t_p \le 10 \mu s$; pulsed; see <u>Figure 3</u>		-	560	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 1</u>		-	272	W
I _{GS(CL)}	gate-source clamping	continuous		-	10	mΑ
	current	pulsed; $t_p = 5$ ms; $\delta = 0.01$		-	50	mΑ
V _{isol(FET-TSD)}	FET to temperature sense diode isolation voltage			-100	100	V
T _{stg}	storage temperature			-55	175	°C
T _j	junction temperature			-55	175	°C
V_{DGS}	drain-gate voltage			-	55	V
Source-drai	n diode					
Is	source current	T _{mb} = 25 °C	[2]	-	140	Α
			[3]	-	75	Α
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$		-	560	Α
Clamping						
E _{DS(CL)S}	non-repetitive drain-source clamping energy	I_D = 75 A; V_{DS} ≤ 55 V; V_{GS} = 5 V; R_{GS} = 50 Ω; unclamped; $T_{j(init)}$ = 25 °C		-	500	mJ
Electrostation	discharge					
V _{esd}	electrostatic discharge voltage	HBM; C = 100 pF; R = 1.5 kΩ; pins 1, 3, 5		-	6	kV

^[1] Voltage is limited by clamping.

^[2] Current is limited by power dissipation chip rating.

^[3] Continuous current is limited by package.




Fig 1. Normalized total power dissipation as a function of mounting base temperature




Fig 2. Normalized continuous drain current as a function of mounting base temperature




Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

 $T_{mb} = 25$ °C; I_{DM} is single pulse

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	mounted on printed-circuit board; minimum footprint	-	-	50	K/W
R _{th(j-mb)}	thermal resistance from junction to mounting base	see Figure 4	-	-	0.55	K/W




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

6. Characteristics

Table 6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
$V_{(BR)DSS}$	drain-source	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	55	-	-	V
	breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = -55 \text{ °C}$	50	-	-	V
$V_{\text{GS(th)}}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 25 \text{ °C}$; see Figure 9	1	1.5	2	V
		$I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = 175$ °C; see <u>Figure 9</u>	0.5	-	-	V
		$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = -55 \text{ °C}$; see Figure 9	-	-	2.3	V
I _{DSS}	drain leakage current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.1	10	μΑ
		V _{DS} = 55 V; V _{GS} = 0 V; T _j = 175 °C	-	-	250	μA
$V_{(BR)GSS}$	gate-source breakdown	$I_G = -1 \text{ mA}; -55 \text{ °C} < T_j < 175 \text{ °C}$	12	15	-	V
	voltage	$I_G = 1 \text{ mA}$; -55 °C < $T_j < 175 \text{ °C}$	12	15	-	V
I _{GSS}	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 5 \text{ V}; T_j = 25 \text{ °C}$	-	5	1000	nA
		$V_{DS} = 0 \text{ V}; V_{GS} = -5 \text{ V}; T_j = 25 \text{ °C}$	-	5	1000	nA
R _{DSon}	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 50 \text{ A}; T_j = 25 \text{ °C};$ see Figure 7; see Figure 8	-	5.8	7	mΩ
		$V_{GS} = 5 \text{ V}; I_D = 50 \text{ A}; T_j = 175 °C;$ see Figure 7; see Figure 8	-	-	14	mΩ
		V _{GS} = 4.5 V; I _D = 50 A; T _j = 25 °C	-	6	7.7	mΩ
		V _{GS} = 10 V; I _D = 50 A; T _j = 25 °C	-	5.2	6.2	mΩ
$V_{F(TSD)}$	temperature sense diode forward voltage	$I_F = 250 \mu A; T_j = 25 \text{ °C}$	648	658	668	mV
S _{F(TSD)}	temperature sense diode temperature coefficient	$I_F = 250 \mu A; T_j > -55 \text{ °C}; T_j < 175 \text{ °C}$	-1.4	-1.54	-1.68	mV/K
$V_{F(TSD)hys}$	temperature sense diode forward voltage hysteresis	$I_F > 125 \mu A; I_F < 250 \mu A; T_j = 25 °C$	25	32	50	mV
Dynamic o	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 50 \text{ A}; V_{DS} = 44 \text{ V}; V_{GS} = 5 \text{ V};$	-	108	-	nC
Q _{GS}	gate-source charge	T _j = 25 °C; see <u>Figure 14</u>	-	15	-	nC
Q _{GD}	gate-drain charge		-	47	-	nC
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	-	5836	-	pF
C _{oss}	output capacitance	T _j = 25 °C; see <u>Figure 12</u>	-	958	-	pF
C _{rss}	reverse transfer capacitance		-	595	-	pF
t _{d(on)}	turn-on delay time	$V_{DS} = 30 \text{ V}; R_L = 1.2 \Omega; V_{GS} = 5 \text{ V};$	-	51	-	ns
t _r	rise time	$R_{G(ext)} = 10 \Omega$; $T_j = 25 °C$	-	202	-	ns
t _{d(off)}	turn-off delay time		-	341	-	ns
t _f	fall time		-	207	-	ns

Table 6. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
L _D	internal drain inductance	from upper edge of drain mounting base to centre of die; $T_j = 25$ °C	-	2.5	-	nΗ
L _S	internal source inductance	from source lead to source bond pad; $T_j = 25 ^{\circ}\text{C}$	-	7.5	-	nΗ
Source-dr	ain diode					
V_{SD}	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 17</u>	-	0.85	1.2	V
t _{rr}	reverse recovery time	$I_S = 20 \text{ A}$; $dI_S/dt = -100 \text{ A/}\mu\text{s}$; $V_{GS} = -10 \text{ V}$;	-	85	-	ns
Q_r	recovered charge	$V_{DS} = 30 \text{ V}; T_j = 25 \text{ °C}$	-	250	-	nC




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values




Fig 6. Drain-source on-state resistance as a function of gate-source volatage; typical values




Fig 7. Drain-source on-state resistance as a function of drain current; typical values




Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature




Fig 9. Gate-source threshold voltage as a function of junction temperature




Fig 10. Sub-threshold drain current as a function of gate-source voltage





Fig 11. Forward transconductance as a function of drain current; typical values

 $T_i = 25^{\circ}C; V_{DS} = 25V$



 $V_{GS} = 0V; f = 1MHz$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values




Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values

 $V_{DS} = 25V$




Fig 14. Gate-source voltage as a function of gate charge; typical values






Fig 15. Forward voltage of temperature sense diode as a function of junction temperature; typical values



 V_F at $T_i = 25^{\circ}C$; $I_F = 250 \mu A$

Fig 16. Temperature coefficient of temperature sense diode as a function of forward voltage; typical values



7. Package outline




Fig 18. Package outline SOT426 (D2PAK)

8. Revision history

Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK9107-55ATE_2	20090216	Product data sheet	-	BUK9107_9907_55ATE-01
Modifications:		of this data sheet has beer of NXP Semiconductors.	redesigned to comply	y with the new identity
	 Legal texts l 	have been adapted to the i	new company name w	here appropriate.
	 Type number 	er BUK9107-55ATE separa	ited from data sheet B	UK9107_9907_55ATE-01.
BUK9107_9907_55ATE-01 (9397 750 09138)	20020207	Product data sheet	-	-

9. Legal information

9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

11. Contents

Product profile
General description
Features and benefits1
Applications1
Quick reference data1
Pinning information2
Ordering information2
Limiting values3
Thermal characteristics5
Characteristics6
Package outline12
Revision history13
Legal information14
Data sheet status
Definitions14
Disclaimers
Trademarks14
Contact information14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

