

April 2007

74ACT534 Octal D-Type Flip-Flop with 3-STATE Outputs

Features

- I_{CC} and I_{OZ} reduced by 50%
- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- 3-STATE outputs for bus-oriented applications
- Outputs source/sink 24mA
- ACT534 has TTL-compatible inputs
- Inverted output version of ACT374


General Description

The ACT534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flip-flops. The ACT534 is the same as the ACT374 except that the outputs are inverted.

| Ordering Inf | ormation | |
|-----------------|-------------------|---|
| Order Number | Package Number | Package Description |
| 74ACT534SC | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body |
| 74ACT534SJ | M20D | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

Connection Diagram





Pin Descriptions

| Pin Names | Description | | |
|-----------------------------------|-------------------------------|--|--|
| D ₀ –D ₇ | Data Inputs | | |
| CP | Clock Pulse Input | | |
| ŌĒ | 3-STATE Output Enable Input | | |
| $\overline{O}_0 - \overline{O}_7$ | Complementary 3-STATE Outputs | | |

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Logic Symbols





Functional Description

The ACT534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE complementary outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Function Table

| | Output | | |
|----|--------|---|------------------|
| СР | OE | D | Ō |
| ~ | L | Н | L |
| ~ | L | L | Н |
| L | L | Х | \overline{O}_0 |
| Х | Н | Х | Z |

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

 \checkmark = LOW-to-HIGH Clock Transition

Z = High Impedance

 \overline{O}_0 = Value stored from previous clock cycle



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 1.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating |
|-------------------------------------|---|---------------------------------|
| V _{CC} | Supply Voltage | -0.5V to +7.0V |
| I _{IK} | DC Input Diode Current | |
| | $V_{I} = -0.5V$ | –20mA |
| | $V_{I} = V_{CC} + 0.5V$ | +20mA |
| VI | DC Input Voltage | –0.5V to V _{CC} + 0.5V |
| I _{OK} | DC Output Diode Current | |
| | $V_{O} = -0.5V$ | –20mA |
| | $V_{O} = V_{CC} + 0.5V$ | +20mA |
| Vo | DC Output Voltage | -0.5V to V _{CC} + 0.5V |
| Ι _Ο | DC Output Source or Sink Current | ±50mA |
| I _{CC} or I _{GND} | DC V _{CC} or Ground Current per Output Pin | ±50mA |
| T _{STG} | STG Storage Temperature -65°C to +1 | |
| Τ _J | Junction Temperature | 140°C |

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Rating |
|-----------------------|---|-----------------------|
| V _{CC} | Supply Voltage | 4.5V to 5.5V |
| VI | Input Voltage | 0V to V _{CC} |
| Vo | Output Voltage | 0V to V _{CC} |
| T _A | Operating Temperature | -40°C to +85°C |
| $\Delta V / \Delta t$ | Minimum Input Edge Rate: | 125mV/ns |
| | V _{IN} from 0.8V to 2.0V, V _{CC} @ 4.5V, 5.5V | |

| 74ACT534 |
|----------------------|
| Octal D |
| -Typ |
| e Flip-Flop with 3-S |
| o with |
| 3-STATE |
| 3-STATE Outputs |

DC Electrical Characteristics

| | | | | T _A = - | +25°C | T _A = -40°C to +85°C | |
|------------------|---|--------------------------|--|--------------------|-------|---------------------------------|-------|
| Symbol | Parameter | V _{CC} (V) | Conditions | Тур. | G | uaranteed Limits | Units |
| V _{IH} | Minimum HIGH Level | 4.5 | $V_{OUT} = 0.1V$ or | 1.5 | 2.0 | 2.0 | V |
| | Input Voltage | 5.5 | V _{CC} – 0.1V | 1.5 | 2.0 | 2.0 | 1 |
| V _{IL} | Maximum LOW Level | 4.5 | $V_{OUT} = 0.1V$ or | 1.5 | 0.8 | 0.8 | V |
| | Input Voltage | 5.5 | V _{CC} – 0.1V | 1.5 | 0.8 | 0.8 | 1 |
| V _{OH} | Minimum HIGH Level | 4.5 | I _{OUT} = -50μA | 4.49 | 4.4 | 4.4 | V |
| | Output Voltage | 5.5 | | 5.49 | 5.4 | 5.4 | 1 |
| | | | $V_{IN} = V_{IL} \text{ or } V_{IH}$: | | | | 1 |
| | | 4.5 | $I_{OH} = -24mA$ | | 3.86 | 3.76 | |
| | 5.5 | $I_{OH} = -24 m A^{(1)}$ | | 4.86 | 4.76 | 1 | |
| V _{OL} | V _{OL} Maximum LOW Level Output Voltage | 4.5 | Ι _{ΟUT} = 50μΑ | 0.001 | 0.1 | 0.1 | V |
| | | 5.5 | | 0.001 | 0.1 | 0.1 | 1 |
| | | | $V_{IN} = V_{IL} \text{ or } V_{IH}$: | | | | 1 |
| | | 4.5 | $I_{OL} = 24 \text{mA}$ | | 0.36 | 0.44 | |
| | | 5.5 | $I_{OL} = 24 m A^{(1)}$ | | 0.36 | 0.44 | 1 |
| I _{IN} | Maximum Input Leakage Current | 5.5 | $V_I = V_{CC}$, GND | | ±0.1 | ±1.0 | μA |
| I _{OZ} | Maximum 3-STATE Current | 5.5 | $V_{I} = V_{IL}, V_{IH};$ $V_{O} = V_{CC}, GND$ | | ±0.25 | ±2.5 | μA |
| I _{CCT} | Maximum I _{CC} /Input | 5.5 | $V_{I} = V_{CC} - 2.1V$ | 0.6 | | 1.5 | mA |
| I _{OLD} | Minimum Dynamic | 5.5 | V _{OLD} = 1.65V Max. | | | 75 | mA |
| I _{OHD} | Output Current ⁽²⁾ | 5.5 | V _{OHD} = 3.85V Min. | | | -75 | mA |
| I _{CC} | Maximum Quiescent Supply Current | 5.5 | $V_{IN} = V_{CC}$ or GND | | 4.0 | 40.0 | μA |

Notes:

1. All outputs loaded; thresholds on input associated with output under test.

2. Maximum test duration 2.0ms, one output loaded at a time.

AC Electrical Characteristics

| | | | T _A C | _ = +25° ^C L = 50p | C, F | $T_A = -40^{\circ}C$ $C_L =$ | c to +85°C, 50pF | |
|------------------|---|--------------------|---------------------|----------------------------------|---------|---------------------------------|---------------------|-------|
| Symbol | Parameter | $V_{CC} (V)^{(3)}$ | Min. | Тур. | Max. | Min. | Max. | Units |
| f _{MAX} | Maximum Clock Frequency | 5.0 | | 100 | | 120 | | MHz |
| t _{PLH} | Propagation Delay, CP to \overline{Q}_n | 5.0 | 2.5 | 6.5 | 11.5 | 2.0 | 12.5 | ns |
| t _{PHL} | Propagation Delay, CP to \overline{Q}_n | 5.0 | 2.0 | 6.0 | 10.5 | 2.0 | 12.0 | ns |
| t _{PZH} | Output Enable Time | 5.0 | 2.5 | 6.5 | 12.0 | 2.0 | 12.5 | ns |
| t _{PZL} | Output Enable Time | 5.0 | 2.0 | 6.0 | 11.0 | 2.0 | 11.5 | ns |
| t _{PHZ} | Output Disable Time | 5.0 | 1.5 | 7.0 | 12.5 | 1.0 | 13.5 | ns |
| t _{PLZ} | Output Disable Time | 5.0 | 1.5 | 5.5 | 10.5 | 1.0 | 10.5 | ns |

Note:

3. Voltage range 5.0 is $5.0V \pm 0.5V$.

AC Operating Requirements

| | | | T _A = + C _L = | ·25°C, 50pF | $\label{eq:TA} \begin{split} T_A = -40^\circ C \ to \ +85^\circ C, \\ C_L = 50 pF \end{split}$ | |
|-----------------|---|------------------------------------|--|----------------|--|-------|
| Symbol | Parameter | V _{CC} (V) ⁽⁴⁾ | Тур. | Gu | aranteed Minimum | Units |
| t _S | Setup Time, HIGH or LOW, D _n to CP | 5.0 | 1.0 | 3.5 | 4.0 | ns |
| t _H | Hold Time, HIGH or LOW, D _n to CP | 5.0 | -1.0 | 1.0 | 1.5 | ns |
| t _{VV} | CP Pulse Width, HIGH or LOW | 5.0 | 2.0 | 3.5 | 3.5 | ns |

Note:


4. Voltage range 5.0 is 5.0V \pm 0.5V.


Capacitance

| Symbol | Parameter | Conditions | Тур. | Units |
|-----------------|-------------------------------|------------------------|------|-------|
| C _{IN} | Input Capacitance | V _{CC} = OPEN | 4.5 | pF |
| C _{PD} | Power Dissipation Capacitance | $V_{CC} = 5.0V$ | 40.0 | pF |



Dimensions are in inches (millimeters) unless otherwise noted.







U

74ACT534 Octal D-Type Flip-Flop with 3-STATE Outputs

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx [®] Across the board. Around the world.™ | HiSeC™ <i>i-Lo</i> ™ | Programmable Active Droop™ QFET [®] | TinyLogic [®] TINYOPTO™ Tiny David TM |
|---|--|--|--|
| ActiveArray™ Bottomless™ | ImpliedDisconnect™ IntelliMAX™ | QS™ QT Optoelectronics™ | TinyPower™ TinyWire™ |
| Build it Now™ | ISOPLANAR™ | Quiet Series™ | TruTranslation™ |
| CoolFET™ <i>CROSSVOLT</i> ™ | MICROCOUPLER™ MicroPak™ | RapidConfigure™ RapidConnect™ | μSerDes™ UHC [®] |
| CTL™ Current Transfer Logic™ | MICROWIRE™ MSX™ | ScalarPump™ SMART START™ | UniFET™ VCX™ |
| DOME™ E ² CMOS™ | MSXPro™ | SPM [®] STEALTH™ | Wire™ |
| EcoSPARK [®] | OCX™ OCXPro™ | SuperFET™ | |
| EnSigna™ FACT Quiet Series™ | OPTOLOGIC [®] OPTOPLANAR [®] | SuperSOT™-3 SuperSOT™-6 | |
| FACT [®] FAST [®] FASTr™ | PACMAN™ POP™ | SuperSOT™-8 SyncFET™ | |
| FRS™ FRFET [®] | Power220 [®] Power247 [®] PowerEdge™ | TCM™ The Power Franchise [®] O [™] | |
| GlobalOptoisolator™ GTO™ | PowerSaver™ PowerTrench [®] | TinyBoost™ TinyBuck™ | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

PRODUCT STATUS DEFINITIONS

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| Datasheet Identification | Product Status | Definition |
|--------------------------|------------------------|--|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. |

Rev. 124