


# FDP603AL / FDB603AL N-Channel Logic Level Enhancement Mode Field Effect Transistor


### **General Description**


These N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as DC/DC converters and high efficiency switching circuits where fast switching, low in-line power loss, and resistance to transients are needed.

#### **Features**

- Critical DC electrical parameters specified at elevated temperature.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- 175°C maximum junction temperature rating.







## Absolute Maximum Ratings T<sub>c</sub> = 25°C unless otherwise noted

Symbol	Parameter	FDP603AL	FDB603AL	Units
V <sub>DSS</sub>	Drain-Source Voltage	30		V
V <sub>GSS</sub>	Gate-Source Voltage - Continuous	±20		V
D	Drain Current - Continuous		33	А
	- Pulsed (Note 1)	•	100	
P <sub>D</sub>	Total Power Dissipation @ T <sub>C</sub> = 25°C	50		W
	Derate above 25°C	0.33		W/°C
$T_J$ , $T_{STG}$	Operating and Storage Temperature Range	-65 to 175		°C
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	2	275	°C
THERMA	L CHARACTERISTICS			
R <sub>euc</sub>	Thermal Resistance, Junction-to-Case	3		°C/W
R <sub>øJA</sub>	Thermal Resistance, Junction-to-Ambient	6	62.5	°C/W

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DRAIN-SOL	JRCE AVALANCHE RATINGS (Note 1)	•				
W <sub>DSS</sub>	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 15 \text{ V}, I_{D} = 12 \text{ A}$			100	mJ
AR	Maximum Drain-Source Avalanche Current				12	Α
OFF CHAR	ACTERISTICS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	30			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_D = 250 \mu A$ , Referenced to 25 °C		32		mV/°C
DSS	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			10	μΑ
GSSF	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
GSSR	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
ON CHARA	CTERISTICS (Note 1)	•				
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	1	1.8	3	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Temp.Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		-4.5		mV/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 25 A		0.018	0.022	Ω
. ,		T <sub>J</sub> =125 °C		0.026	0.035	
		$V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$		0.03	0.036	
D(on)	On-State Drain Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 10 V	60			Α
D(on)	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V}$	15			Α
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_{D} = 25 \text{ A}$		24		S
OYNAMIC (	CHARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$		670		pF
Coss	Output Capacitance	f = 1.0 MHz		345		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			95		pF
	CHARACTERISTICS (Note 1)		<u>I</u>	ı		
D(on)	Turn - On Delay Time	$V_{DD} = 15 \text{ V}, I_{D} = 25 \text{ A}$		8	16	nS
T	Turn - On Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 24 \Omega$		102	140	nS
D(off)	Turn - Off Delay Time			20	36	nS
f	Turn - Off Fall Time			80	115	nS
$Q_g$	Total Gate Charge	V <sub>DS</sub> = 10 V		19	26	nC
	Gate-Source Charge	$I_D = 25 \text{ A}, V_{GS} = 10 \text{ V}$		3.5	-	nC
Q <sub>ad</sub>	Gate-Drain Charge			5.5		nC
	JRCE DIODE CHARACTERISTICS		<u>I</u>	<u>I</u>		1
	Maximum Continuos Drain-Source Diode Forward	d Current			25	А
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 25 \text{ A} \text{ (Note 1)}$		1	1.3	V
		T <sub>1</sub> = 125°C		0.85	1.1	1

Note 1. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%.

# **Typical Electrical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6 . Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Electrical Characteristics (continued)**




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™  $VCX^{TM}$ FAST ® OPTOLOGIC™ STAR\*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™  $HiSeC^{TM}$ SuperSOT™-8  $Power Trench^{\, @}$ DOME™ SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E<sup>2</sup>CMOS<sup>TM</sup> LittleFET™  $OS^{TM}$ TruTranslation™

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H4