18-Mb QDR™-II SRAM 4-Word Burst Architecture

Features

- Separate Independent Read and Write Data Ports
 Supports concurrent transactions
- · 250-MHz Clock for High Bandwidth
- 4-Word Burst for reducing address bus frequency
- Double Data Rate (DDR) interfaces on both Read and Write Ports (data transferred at 500 MHz) at 250 MHz
- Two input clocks (K and K) for precise DDR timing
 SRAM uses rising edges only
- Two output clocks (C and C) accounts for clock skew and flight time mismatching
- Echo clocks (CQ and CQ) simplify data capture in high speed systems
- Single multiplexed address input bus latches address inputs for both Read and Write ports
- Separate Port Selects for depth expansion
- Synchronous internally self-timed writes
- Available in ×8, ×18, and ×36 configurations
- Full data coherancy providing most current data
- Core Vdd=1.8(+/-0.1V);I/O Vddq=1.4V to Vdd)
- 13 × 15 x 1.4 mm 1.0-mm pitch FBGA package, 165-ball (11 × 15 matrix)
- · Variable drive HSTL output buffers
- JTAG 1149.1 Compatible test access port
- Delay Lock Loop (DLL) for accurate data placement

Configurations


CY7C1311AV18–2M x 8 CY7C1313AV18–1M x 18 CY7C1315AV18–512K x 36

Functional Description

The CY7C1311AV18/CY7C1313AV18/CY7C1315AV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture. QDR-II architecture consists of two separate ports to access the memory array. The Read port has dedicated Data Outputs to support Read operations and the Write Port has dedicated Data Inputs to support Write operations. QDR-II architecture has separate data inputs and data outputs to completely eliminate the need to "turn-around" the data bus required with common I/O devices. Access to each port is accomplished through a common address bus. Addresses for Read and Write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the QDR-II Read and Write ports are completely independent of one another. In order to maximize data throughput, both Read and Write ports are equipped with Double Data Rate (DDR) interfaces. Each address location is associated with four 8-bit words (CY7C1311AV18) or 18-bit words (CY7C1313AV18) or 36-bit words (CY7C1315AV18) that burst sequentially into or out of the device. Since data can be transferred into and out of the device on every rising edge of both input clocks (K and K and C and C), memory bandwidth is maximized while simplifying system design by eliminating bus "turn-arounds".


Depth expansion is accomplished with Port Selects for each port. Port selects allow each port to operate independently.

All synchronous inputs pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the C or C input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.






Logic Block Diagram (CY7C1313AV18)



Logic Block Diagram (CY7C1315AV18)



Selection Guide

	250 MHz	200 MHz	167 MHz	Unit
Maximum Operating Frequency	250	200	167	MHz
Maximum Operating Current	800	700	640	mA



Pin Configurations

CY7C1311AV18 (2M × 8)-11 × 15 FBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	V _{SS} /72M	Α	WPS	BWS ₁	ĸ	NC/144M	RPS	Α	V _{SS} /36M	CQ
В	NC	NC	NC	Α	NC/288M	K	\overline{BWS}_0	Α	NC	NC	Q3
С	NC	NC	NC	V_{SS}	Α	NC	Α	V_{SS}	NC	NC	D3
D	NC	D4	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V _{SS}	NC	NC	NC
E	NC	NC	Q4	V_{DDQ}	V_{SS}	V _{SS}	V_{SS}	V_{DDQ}	NC	D2	Q2
F	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
G	NC	D5	Q5	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	Q1	D1
K	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
L	NC	Q6	D6	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	Q0
M	NC	NC	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	D0
N	NC	D7	NC	V _{SS}	Α	Α	Α	V _{SS}	NC	NC	NC
Р	NC	NC	Q7	Α	Α	С	Α	Α	NC	NC	NC
R	TDO	TCK	Α	Α	Α	C	Α	Α	Α	TMS	TDI

CY7C1313AV18 (1M × 18)-11 × 15 FBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	V _{SS} /144M	NC/36M	WPS	BWS ₁	K	NC/288M	RPS	Α	V _{SS} /72M	CQ
В	NC	Q9	D9	Α	NC	K	BWS₀	Α	NC	NC	Q8
С	NC	NC	D10	V_{SS}	Α	NC	A	V_{SS}	NC	Q7	D8
D	NC	D11	Q10	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V _{SS}	NC	NC	D7
E	NC	NC	Q11	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	Q5
G	NC	D13	Q13	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	D5
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	D14	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	Q4	D4
K	NC	NC	Q14	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	Q2
M	NC	NC	D16	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	Q1	D2
N	NC	D17	Q16	V_{SS}	Α	Α	Α	V_{SS}	NC	NC	D1
Р	NC	NC	Q17	Α	Α	С	Α	Α	NC	D0	Q0
R	TDO	TCK	Α	Α	Α	C	Α	Α	Α	TMS	TDI



Pin Configurations (continued)

CY7C1315AV18 (512K × 36)-11 × 15 FBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	V _{SS} /288M	NC/72M	WPS	$\overline{\text{BWS}}_2$	K	BWS ₁	RPS	NC/36M	V _{SS} /144M	CQ
В	Q27	Q18	D18	Α	\overline{BWS}_3	K	BWS ₀	Α	D17	Q17	Q8
С	D27	Q28	D19	V_{SS}	Α	NC	Α	V_{SS}	D16	Q7	D8
D	D28	D20	Q19	V _{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	Q16	D15	D7
E	Q29	D29	Q20	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	D14	Q14	Q5
G	D30	D22	Q22	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	Q13	D13	D5
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	D31	Q31	D23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	D12	Q4	D4
K	Q32	D32	Q23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	D11	Q11	Q2
M	D33	Q34	D25	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	D10	Q1	D2
N	D34	D26	Q25	V_{SS}	Α	Α	Α	V_{SS}	Q10	D9	D1
Р	Q35	D35	Q26	Α	Α	С	Α	Α	Q9	D0	Q0
R	TDO	TCK	Α	Α	Α	C	Α	Α	Α	TMS	TDI

Pin Definitions

Pin Name	I/O	Pin Description
D _[x:0]	Input- Synchronous	Data input signals, sampled on the rising edge of K and \overline{K} clocks during valid write operations. CY7C1311AV18 – D _[7:0] CY7C1313AV18 – D _[17:0] CY7C1315AV18 – D _[35:0]
WPS	Input- Synchronous	Write Port Select, active LOW. Sampled on the rising edge of the K clock. When asserted active, a write operation is initiated. Deasserting will deselect the Write port. Deselecting the Write port will cause $D_{[x:0]}$ to be ignored.
BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃	Input- Synchronous	Byte Write Select 0, 1, 2 and 3 – active LOW. Sampled on the rising edge of the K and $\overline{\text{K}}$ clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1311AV18 – $\underline{\text{BWS}}_0$ controls $D_{[3:0]}$ and $\underline{\text{BWS}}_1$ controls $D_{[7:4]}$. CY7C1313AV18 – $\underline{\text{BWS}}_0$ controls $D_{[8:0]}$ and $\underline{\text{BWS}}_1$ controls $D_{[17:9]}$. CY7C1315AV18 – $\underline{\text{BWS}}_0$ controls $D_{[8:0]}$, $\underline{\text{BWS}}_1$ controls $D_{[17:9]}$, $\underline{\text{BWS}}_2$ controls $D_{[26:18]}$ and $\underline{\text{BWS}}_3$ controls $D_{[35:27]}$. All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select will cause the corresponding byte of data to be ignored and not written into the device.
A	Input- Synchronous	Address Inputs. Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both Read and Write operations. Internally, the device is organized as 2M x 8 (4 arrays each of 512K x 8) for CY7C1311AV18, 1M x 18 (4 arrays each of 256K x 18) for CY7C1313AV18 and 512K x 36 (4 arrays each of 128K x 36) for CY7C1315AV18. Therefore, only 19 address inputs are needed to access the entire memory array of CY7C1311AV18, 18 address inputs for CY7C1313AV18 and 17 address inputs for CY7C1315AV18. These inputs are ignored when the appropriate port is deselected.





Pin Definitions (continued)

Pin Name	I/O	Pin Description				
Q _[x:0]	Outputs-Synchronous Data Output signals. These pins drive out the requested data during a Read operation data is driven out on the rising edge of both the C and \overline{C} clocks during Read operations of \overline{K} , when in single clock mode. When the Read port is deselected, $Q_{[x:0]}$ are automatical tri-stated. $CY7C1311AV18 - Q_{[7:0]} \\ CY7C1313AV18 - Q_{[17:0]} \\ CY7C1315AV18 - Q_{[35:0]}$					
RPS	Input- Synchronous	Read Port Select, active LOW. Sampled on the rising edge of Positive Input Clock (K). When active, a Read operation is initiated. Deasserting will cause the Read port to be deselected. When deselected, the pending access is allowed to complete and the output drivers are automatically tri-stated following the next rising edge of the C clock. Each read access consists of a burst of four sequential transfers.				
С	Input- Clock	Positive Output Clock Input. C is used in conjunction with \overline{C} to clock out the Read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.				
C	Input- Clock	Negative Output Clock Input. \overline{C} is used in conjunction with C to clock out the Read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.				
К	Input- Clock	Positive Input Clock Input . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.				
K	Input- Clock	Negative Input Clock Input. \overline{K} is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode.				
CQ	Echo Clock	CQ is referenced with respect to C . This is a free running clock and is synchronized to the output clock(C) of the QDR-II. In the single clock mode, CQ is generated with respect to K. The timings for the echo clocks are shown in the AC timing table.				
<u>CQ</u>	Echo Clock	$\overline{\textbf{CQ}}$ is referenced with respect to $\overline{\textbf{C}}$. This is a free running clock and is synchronized to the output clock($\overline{\textbf{C}}$) of the QDR-II. In the single clock mode, $\overline{\textbf{CQ}}$ is generated with respect to $\overline{\textbf{K}}$. The timings for the echo clocks are shown in the AC timing table.				
ZQ	Input	Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus impedance. CQ, CQ and $Q_{[x:0]}$ output impedance are set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternately, this pin can be connected directly to V_{DD} , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.				
DOFF	Input	DLL Turn Off - Active LOW . Connecting this pin to ground will turn off the DLL inside the device. The timings in the DLL turned off operation will be different from those listed in this data sheet. More details on this operation can be found in the application note, "DLL Operation in the QDR-II."				
TDO	Output	TDO for JTAG.				
TCK	Input	TCK pin for JTAG.				
TDI	Input	TDI pin for JTAG.				
TMS	Input	TMS pin for JTAG.				
NC	N/A	Not connected to the die. Can be tied to any voltage level.				
NC/36M	N/A	Address expansion for 36M. This is not connected to the die and so can be tied to any voltage level.				
NC/72M	N/A	Address expansion for 72M. This is not connected to the die and so can be tied to any voltage level.				
V _{SS} /72M	Input	Address expansion for 72M. This must be tied LOW on the these devices.				
V _{SS} /144M	Input	Address expansion for 144M. This must be tied LOW on the these devices.				
V _{SS} /288M	Input	Address expansion for 288M. This must be tied LOW on the these devices.				



Pin Definitions (continued)

Pin Name	I/O	Pin Description
V_{REF}	Input- Reference	Reference Voltage Input . Static input used to set the reference level for HSTL inputs and Outputs as well as AC measurement points.
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V_{SS}	Ground	Ground for the device.
V_{DDQ}	Power Supply	Power supply inputs for the outputs of the device.

Introduction

Functional Overview

The CY7C1311AV18/CY7C1313AV18/CY7C1315AV18 are synchronous pipelined Burst SRAMs equipped with both a Read Port and a Write Port. The Read port is dedicated to Read operations and the Write Port is dedicated to Write operations. Data flows into the SRAM through the Write port and out through the Read Port. These devices multiplex the address inputs in order to minimize the number of address pins required. By having separate Read and Write ports, the QDR-II completely eliminates the need to "turn-around" the data bus and avoids any possible data contention, thereby simplifying system design. Each access consists of four 8-bit data transfers in the case of CY7C1311AV18, four 18-bit data in the case of CY7C1315AV18 transfers in two clock cycles.

Accesses for both ports are initiated on the Positive Input Clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and K) and all output timing is referenced to the output clocks (C and \overline{C} or K and \overline{K} when in single clock mode).

All synchronous data inputs $(D_{[x:0]})$ inputs pass through input registers controlled by the input clocks (K and K). All synchronous data outputs $(Q_{[x:0]})$ outputs pass through output registers controlled by the rising edge of the output clocks (C and \overline{C} or K and \overline{K} when in single-clock mode).

All synchronous control (\overline{RPS} , \overline{WPS} , $\overline{BWS}_{[x:0]}$) inputs pass through input registers controlled by the rising edge of the input clocks (K and K).

CY7C1313AV18 is described in the following sections. The same basic descriptions apply to CY7C1311AV18 and CY7C1315AV18.

Read Operations

The CY7C1313AV18 is organized internally as 4 arrays of 256K x 18. Accesses are completed in a burst of four sequential 18-bit data words. Read operations are initiated by asserting RPS active at the rising edge of the Positive Input Clock (K). The address presented to Address inputs are stored in the Read address register. Following the next K clock rise, the corresponding lowest order 18-bit word of data is driven onto the $Q_{[17:0]}$ using \overline{C} as the output timing reference. On the subsequent rising edge of C the next 18-bit data word is driven onto the $Q_{[17:0]}$. This process continues until all four 18-bit data words have been driven out onto $Q_{[17:0]}$. The requested data will be valid 0.45 ns from the rising edge of the output clock (C or \overline{C} or (K or K when in single-clock mode)). In order to maintain the internal logic, each read access must be allowed to complete. Each Read access consists of four 18-bit data

words and takes 2 clock cycles to complete. Therefore, Read accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device will ignore the second Read request. Read accesses can be initiated on every other K clock rise. Doing so will pipeline the data flow such that data is transferred out of the device on every rising edge of the output clocks (C and C or K and K when in single-clock mode).

When the read port is deselected, the CY7C1313AV18 will first complete the pending read transactions. Synchronous internal circuitry will automatically tri-state the outputs following the next rising edge of the Positive Output Clock (C). This will allow for a seamless transition between devices without the insertion of wait states in a depth expanded memory.

Write Operations

Write operations are initiated by asserting WPS active at the rising edge of the Positive Input Clock (K). On the following K clock rise the data presented to $D_{[17:0]}$ is latched and stored into the lower 18-bit Write Data register, provided BWS_[1:0] are both asserted active. On the subsequent rising edge of the Negative Input Clock (\overline{K}) the information presented to D_[17:0] is also stored into the Write Data Register, provided BWS[1:0] are both asserted active. This process continues for one more cycle until four 18-bit words (a total of 72 bits) of data are stored in the SRAM. The 72 bits of data are then written into the memory array at the specified location. Therefore, Write accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device will ignore the second Write request. Write accesses can be initiated on every other rising edge of the Positive Input Clock (K). Doing so will pipeline the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and K).

When deselected, the write port will ignore all inputs after the pending Write operations have been completed.

Byte Write Operations

Byte Write operations are supported by the CY7C1313AV18. A write operation is initiated as described in the Write Operation section above. The bytes that are written are determined by $\overline{BWS_0}$ and $\overline{BWS_1}$, which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write will allow the data being presented to be latched and written into the device. Deasserting the Byte Write Select input during the data portion of a write will allow the data stored in the device for that byte to remain unaltered. This feature can be used to simplify Read/Modify/Write operations to a Byte Write operation.



Single Clock Mode

The CY7C1313AV18 can be used with a single clock that controls both the input and output registers. In this mode the device will recognize only a single pair of input clocks (K and K) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the K/K and C/C clocks. All timing parameters remain the same in this mode. To use this mode of operation, the user must tie C and C HIGH at power on. This function is a strap option and not alterable during device operation.

Concurrent Transactions

The Read and Write ports on the CY7C1313AV18 operate completely independently of one another. Since each port latches the address inputs on different clock edges, the user can Read or Write to any location, regardless of the transaction on the other port. If the ports access the same location when a read follows a write in successive clock cycles, the SRAM will deliver the most recent information associated with the specified address location. This includes forwarding data from a Write cycle that was initiated on the previous K clock rise.

Read accesses and Write access must be scheduled such that one transaction is initiated on any clock cycle. If both ports are selected on the same K clock rise, the arbitration depends on the previous state of the SRAM. If both ports were deselected, the Read port will take priority. If a Read was initiated on the previous cycle, the Write port will assume priority (since Read operations can not be initiated on consecutive cycles). If a Write was initiated on the previous cycle, the Read port will assume priority (since Write operations can not be initiated on consecutive cycles). Therefore, asserting both port selects active from a deselected state will result in alternating Read/Write operations being initiated, with the first access being a Read.

Application Example^[1]

Depth Expansion

The CY7C1313AV18 has a Port Select input for each port. This allows for easy depth expansion. Both Port Selects are sampled on the rising edge of the Positive Input Clock only (K). Each port select input can deselect the specified port. Deselecting a port will not affect the other port. All pending transactions (Read and Write) will be completed prior to the device being deselected.

Programmable Impedance


An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V_{SS} to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5X the value of the intended line impedance driven by the SRAM, The allowable range of RQ to guarantee impedance matching with a tolerance of $\pm 15\%$ is between 175Ω and 350Ω , with V_{DDQ} = 1.5V. The output impedance is adjusted every 1024 cycles upon powerup to account for drifts in supply voltage and temperature.

Echo Clocks

Echo clocks are provided on the QDR-II to simplify data capture on high speed systems. Two echo clocks are generated by the QDR-II. CQ is referenced with respect to C and CQ is referenced with respect to C. These are free running clocks and are synchronized to the output clock of the QDR-II. In the single clock mode, CQ is generated with respect to K and CQ is generated with respect to K. The timings for the echo clocks are shown in the AC timing table.

DLL

These chips utilize a Delay Lock Loop (DLL) that is designed to function between 80 MHz and the specified maximum clock frequency. The DLL may be disabled by applying ground to the DOFF pin. The DLL can also be reset by slowing the cycle time of input clocks K and \overline{K} to greater than 30 ns.



Note

1. The above application shows four QDRII being used.



Truth Table^[2, 3, 4, 5, 6, 7]

Operation	K	RPS	WPS	DQ	DQ	DQ	DQ
Write Cycle: Load address on the rising edge of K; input write data on two consecutive K and K rising edges.	L-H	H ^[8]	^{[[9]}	D(A) at K(t+1) ↑	<u>D</u> (A + 1) at K(t+1) ↑	D(A + 2) at K(t + 2) ↑	<u>D</u> (A + 3) at K(t +2) ↑
Read Cycle: Load address on the rising edge of K; wait one and a half cycle; read data on two consecutive C and C rising edges.	L-H	L ^[9]	X	<u>Q</u> (A) at C(t +1)↑	Q(A + 1) at C(t + 2) ↑	$Q(A+2)$ at $\overline{C}(t+2)$	Q(A + 3) at C(t + 3) ↑
NOP: No Operation	L-H	Н	Н	D=X Q=High-Z	D=X Q=High-Z	D=X Q=High-Z	D=X Q=High-Z
Standby: Clock Stopped	Stopped	Х	Х	Previous State	Previous State	Previous State	Previous State

Write Cycle Descriptions CY7C1311AV18 and CY7C1313AV18) [2, 10]

D14/0	D14/0	1,	<u></u>	0
BWS ₀	BWS ₁	K	K	Comments
L	L	L–H	_	During the Data portion of a Write sequence : CY7C1311AV18 – both nibbles ($D_{[7:0]}$) are written into the device, CY7C1313AV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	L	_	L-H	During the Data portion of a Write sequence : CY7C1311AV18 – both nibbles ($D_{[7:0]}$) are written into the device, CY7C1313AV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	Н	L–H	1	During the Data portion of a Write sequence : CY7C1311AV18 – only the lower nibble $(D_{[3:0]})$ is written into the device. $D_{[7:4]}$ will remain unaltered, CY7C1313AV18 – only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[17:9]}$ will remain unaltered.
L	Н	1	L–H	During the Data portion of a Write sequence : CY7C1311AV18 – only the lower nibble $(D_{[3:0]})$ is written into the device. $D_{[7:4]}$ will remain unaltered, CY7C1313AV18 – only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[17:9]}$ will remain unaltered.
Н	L	L–H	_	During the Data portion of a Write sequence : CY7C1311AV18 – only the upper nibble ($D_{[7:4]}$) is written into the device. $D_{[3:0]}$ will remain unaltered, CY7C1313AV18 – only the upper byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ will remain unaltered.
Н	L	_	L–H	During the Data portion of a Write sequence : CY7C1311AV18 – only the upper nibble ($D_{[7:4]}$) is written into the device. $D_{[3:0]}$ will remain unaltered, CY7C1313AV18 – only the upper byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ will remain unaltered.
Н	Н	L–H	_	No data is written into the devices during this portion of a write operation.
Н	Н	_	L–H	No data is written into the devices during this portion of a write operation.

- 2. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑represents rising edge.
- 3. Device will power-up deselected and the outputs in a tri-state condition.
- "A" represents address location latched by the devices when transaction was initiated. A + 1, A + 2, and A +3 represents the address sequence in the burst.
- "t" represents the cycle at which a read/write operation is started. t + 1, t + 2, and t + 3 are the first, second and third clock cycles respectively succeeding the "t" clock cycle.
- 6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.

 7. It is recommended that K = K and C = C = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line

- charging symmetrically.

 8. If this signal was LOW to initiate the previous cycle, this signal becomes a "Don't Care" for this operation.

 9. This signal was HIGH on previous K clock rise. Initiating consecutive Read or Write operations on consecutive K clock rises is not permitted. The device will ignore the second Read or Write request.

 10. <u>Assumes a Write cycle</u> was initiated per the Write Port Cycle Description Truth Table. <u>BWS</u>₀, <u>BWS</u>₁ in the case of CY7C1311AV18 and CY7C1313AV18 and also BWS₂, BWS₃ in the case of CY7C1315AV18 can be altered on different portions of a write cycle, as long as the set-up and hold requirements are achieved.





$\textbf{Write Cycle Descriptions}^{[2,\ 10]} (\text{CY7C1315AV18})$

BWS ₀	BWS ₁	BWS ₂	BWS ₃	K	K	Comments	
L	L	L	L	L–H	1	During the Data portion of a Write sequence, all four bytes $(D_{[35:0]})$ are written into the device.	
L	L	L	Г	ı	L–H	During the Data portion of a Write sequence, all four bytes (D _[35:0]) are written into the device.	
L	Н	Н	Н	L-H	I	During the Data portion of a Write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ will remain unaltered.	
L	Н	Н	Н	1	L-H	During the Data portion of a Write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ will remain unaltered.	
Н	L	Н	Н	L–H	_	During the Data portion of a Write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ will remain unaltered.	
Н	L	Н	Н	_	L–H	During the Data portion of a Write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ will remain unaltered.	
Н	Н	L	Н	L–H	_	During the Data portion of a Write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ will remain unaltered.	
Н	Н	L	Н	-	L–H	During the Data portion of a Write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ will remain unaltered.	
Н	Н	Н	L	L–H		During the Data portion of a Write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ will remain unaltered.	
Н	Н	Н	L	_	L–H	During the Data portion of a Write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ will remain unaltered.	
Н	Н	Н	Н	L–H	_	No data is written into the device during this portion of a write operation.	
Н	Н	Н	Н	_	L–H	No data is written into the device during this portion of a write operation.	





Maximum Ratings (Above which the useful life may be impaired.)

Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied .. –55°C to +125°C Supply Voltage on V_{DD} Relative to GND...... -0.5V to +2.9VDC Applied to Outputs in High-Z-0.5V to V_{DDQ} + 0.5V Current into Outputs (LOW)......20 mA

Static Discharge Voltage (MIL-STD-883, M. 3015).	>2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature(T _A)	V _{DD} ^[16]	V DDQ ^[16]
Com'l	0°C to +70°C	1.8 ± 0.1V	1.4V to V _{DD}

DC Electrical Characteristics Over the Operating Range^[11]

Parameter	Description	Test Condition	ıs	Min.	Тур.	Max.	Unit
V_{DD}	Power Supply Voltage			1.7	1.8	1.9	V
V_{DDQ}	I/O Supply Voltage			1.4	1.5	V_{DD}	V
V _{OH}	Output HIGH Voltage	[12]		V _{DDQ} /2 -0.12		V _{DDQ} /2 + 0.12	V
V _{OL}	Output LOW Voltage	[13]		V _{DDQ} /2 -0.12		V _{DDQ} /2 + 0.12	V
V _{OH(LOW)}	Output HIGH Voltage	$I_{OH} = -0.1$ mA, Nominal I	mpedance	V _{DDQ} – 0.2		V_{DDQ}	V
$V_{OL(LOW)}$	Output LOW Voltage	I _{OL} = 0.1mA, Nominal Im	pedance	V_{SS}		0.2	V
V _{IH}	Input HIGH Voltage[14]			V _{REF} + 0.1		V _{DDQ} +0.3	V
V_{IL}	Input LOW Voltage[14,15]			-0.3		V _{REF} -0.1	V
V _{IN}	Clock Input Voltage			-0.3	-	V _{DDQ} + 0.3	V
I _X	Input Load Current	$GND \leq V_I \leq V_{DDQ}$		-5		5	μА
I _{OZ}	Output Leakage Current	$GND \leq V_I \leq V_DDQ$, Output	t Disabled	-5		5	μА
V_{REF}	Input Reference Voltage ^[17]	Typical Value = 0.75V		0.68	0.75	0.95	V
I _{DD}	V _{DD} Operating Supply	$V_{DD} = Max., I_{OUT} = 0$	167 MHz			640	mA
		mA, $f = f_{MAX} = 1/t_{CYC}$	200 MHz			700	mA
		I WAX "SCIC	250 MHz			800	mA
I _{SB1}	Automatic	Max. V_{DD} , Both Ports Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ f = f_{MAX} =	167 MHz			420	mA
	Power-down Curren		200 MHz			450	mA
	1/t _{CYC} ,	1/t _{CYC} , Inputs Static	250 MHz			490	mA

Notes:

^{11.} All Voltage referenced to Ground.

^{12.} Output \bar{are} impedance controlled. Ioh=-(Vddq/2)/(RQ/5) for values of 175ohms <= RQ <= 350ohms.

^{13.} Output are impedance controlled. Iol=(Vddq/2)/(RQ/5) for values of 175ohms <= RQ <= 350ohms.

^{14.} Overshoot: $V_{IH}(AC) < V_{DDQ} + 0.85V$ (Pulse width less than $t_{CYC}/2$), Undershoot: $V_{IL}(AC) > -1.5V$ (Pulse width less than $t_{CYC}/2$). 15. This spec is for all inputs except C and \overline{C} clocks. For C and \overline{C} clocks, $V_{IL}(Max.) = V_{REF} - 0.2V$.

^{16.} Power-up: Assumes a linear ramp from 0v to VDD(min.) within 200ms. During this time VIH < VDD and VDDQ < VDD

^{17.} V_{REF} (Min.) = 0.68V or 0.46 V_{DDQ} , whichever is larger, V_{REF} (Max.) = 0.95V or 0.54 V_{DDQ} , whichever is smaller.



AC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Тур.	Max.	Unit
V_{IH}	Input High (Logic 1) Voltage		V _{REF} + 0.2	_	-	V
V_{IL}	Input Low (Logic 0) Voltage		-	1	V _{REF} – 0.2	V

Switching Characteristics Over the Operating Range^[18,19]

Cypress	Consortium		250	MHz	200 MHz		167 MHz		
Parameter	Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{CYC}	t _{KHKH}	K Clock and C Clock Cycle Time	4.0	5.25	5.0	6.3	6.0	8.4	ns
t _{KH}	t _{KHKL}	Input Clock (K/K; C/C) HIGH	1.6	_	2.0		2.4	_	ns
t _{KL}	t _{KLKH}	Input Clock (K/K; C/C) LOW	1.6	_	2.0	_	2.4	_	ns
t _{KHK} H	t _{KHKH}	K Clock Rise to K Clock Rise and C to C Rise (rising edge to rising edge)	1.8	_	2.2	_	2.7	_	ns
t _{KHCH}	t _{KHCH}	$\overline{K/K}$ Clock Rise to $\overline{C/C}$ Clock Rise (rising edge to rising edge)	0.0	1.8	0.0	2.3	0.0	2.8	ns
Set-up Tim	es		•						
t _{SA}	t _{SA}	Address Set-up to K Clock Rise	0.5	_	0.6	_	0.7	_	ns
t _{SC}	t _{SC}	Control Set-up to Clock (K, K, C, C) Rise (RPS, WPS)	0.5	_	0.6	_	0.7	_	ns
t _{SCDDR}	t _{SC}	Double Data Rate Control Set-up to Clock (K, \overline{K}) Rise (BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃)	0.35	_	0.4	_	0.5	_	ns
t _{SD}	t _{SD}	D _[X:0] Set-up to Clock (K/K) Rise	0.35	_	0.4	-	0.5	_	ns
Hold Times	5			l	ı	ı			
t _{HA}	t _{HA}	Address Hold after Clock (K/K) Rise	0.5	_	0.6	_	0.7	_	ns
t _{HC}	t _{HC}	Control Hold after Clock (K /K) Rise (RPS, WPS)	0.5	_	0.6	-	0.7	_	ns
t _{HCDDR}	t _{HC}	Double Data Rate Control Hold after Clock (K/K) Rise (BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃)	0.35	_	0.4	_	0.5	_	ns
t _{HD}	t _{HD}	D _[X:0] Hold after Clock (K/K) Rise	0.35	_	0.4	_	0.5	_	ns
Output Tim		,	ı	l		ı	l	ı	l
t _{CO}	t _{CHQV}	C/C Clock Rise (or K/K in single clock mode) to Data Valid	_	0.45	_	0.45	_	0.50	ns
t _{DOH}	t _{CHQX}	Data Output Hold after Output C/C Clock Rise (Active to Active)	-0.45	_	-0.45	_	-0.50	_	ns
t _{CCQO}	t _{CHCQV}	C/C Clock Rise to Echo Clock Valid	_	0.45	_	0.45	_	0.50	ns
t _{CQOH}	t _{CHCQX}	Echo Clock Hold after C/C Clock Rise	-0.45	_	-0.45	_	-0.50	_	ns
t _{CQD}	t _{CQHQV}	Echo Clock High to Data Valid	_	0.30	_	0.35	_	0.40	ns
t _{CQDOH}	t _{CQHQX}	Echo Clock High to Data Invalid	-0.30	_	-0.35	_	-0.40	_	ns
t _{CHZ}	t _{CHZ}	Clock (C and C) Rise to High-Z (Active to High-Z) ^[20, 21]	_	0.45	_	0.45	_	0.50	ns
t _{CLZ}	t _{CLZ}	Clock (C and C) Rise to Low-Z ^[20, 21]	-0.45	_	-0.45	_	-0.50	_	ns
DLL Timing	g		•	•	•				
t _{KC Var}	t _{KC Var}	Clock Phase Jitter	_	0.20	_	0.20	_	0.20	ns
t _{KC lock}	t _{KC lock}	DLL Lock Time (K, C)	1024	_	1024	_	1024	_	cycles
t _{KC Reset}	t _{KC Reset}	K Static to DLL Reset	30		30		30		ns

<sup>Notes:
18. All devices can operate at clock frequencies as low as 119 MHz. When a part with a maximum frequency above 167 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and will output data with the output timings of that frequency range.
19. Unless otherwise noted, test conditions assume signal transition time of 2V/ns, timing reference levels of 0.75V, Vref = 0.75V, RQ = 250Ω, V_{DDQ} = 1.5V, input pulse levels of 0.25V to 1.25V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of AC test loads.
20. t_{CHZ}, t_{CLZ}, are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 100 mV from steady-state voltage.
21. At any given voltage and temperature t_{CHZ} is less than t_{CLZ} and t_{CHZ} less than t_{CO}.</sup>




Thermal Resistance^[22]

Parameter	Description	Test Conditions	165 FBGA Package	Unit
- 3/1	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedence, per EIA/JESD51.	16.7	°C/W
Θ_{JC}	Thermal Resistance (Junction to Case)		2.5	°C/W

Capacitance^[22]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C _{CLK}	Clock Input Capacitance	V _{DD} = 1.8V V _{DDQ} = 1.5V	6	pF
C _O	Output Capacitance	V DDQ = 1.5V	7	pF

AC Test Loads and Waveforms




Note:
22. Tested initially and after any design or process change that may affect these parameters.



Switching Waveforms^[23,24,25]

Read/Write/Deselect Sequence



Notes:

23. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0 i.e A0+1.

24. Output are disabled (High-Z) one clock cycle after a NOP

25. In this example, if address A2=A1, then data Q20=D10 and Q21=D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.



IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-1900. The TAP operates using JEDEC standard 1.8V I/O logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

Test Access Port-Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data-Out (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction codes). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

TAP Registers

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the

TDI and TDO pins as shown in TAP Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM Input and Output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the Input and Output ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Code table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction





is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is given during the "Update IR" state.

SAMPLE/PRELOAD

SAMPLE / PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE / PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE / PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required - that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state

EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #47. When this scan cell, called the "extest output bus tristate", is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a High-Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR", the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



TAP Controller State Diagram^[26]




Note:

26. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.



TAP Controller Block Diagram



TAP Electrical Characteristics Over the Operating Range^[11,14,27]

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH1}	Output HIGH Voltage	I _{OH} = -2.0 mA	1.4		V
V _{OH2}	Output HIGH Voltage	I _{OH} = -100 μA	1.6		V
V _{OL1}	Output LOW Voltage	I _{OL} = 2.0 mA		0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA		0.2	V
V _{IH}	Input HIGH Voltage		0.65V _{DD}	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		-0.3	0.35V _{DD}	V
I _X	Input and Output Load Current	$GND \leq V_I \leq V_{DD}$	- 5	5	μΑ

TAP AC Switching Characteristics Over the Operating Range [28,29]

Parameter	Description	Min.	Max.	Unit
t _{TCYC}	TCK Clock Cycle Time	100		ns
t _{TF}	TCK Clock Frequency		10	MHz
t _{TH}	TCK Clock HIGH	40		ns
t _{TL}	TCK Clock LOW	40		ns
Set-up Times		•	•	
t _{TMSS}	TMS Set-up to TCK Clock Rise	10		ns
t _{TDIS}	TDI Set-up to TCK Clock Rise	10		ns
t _{CS}	Capture Set-up to TCK Rise	10		ns
Hold Times		•		•
t _{TMSH}	TMS Hold after TCK Clock Rise	10		ns
t _{TDIH}	TDI Hold after Clock Rise	10		ns
t _{CH}	Capture Hold after Clock Rise	10		ns


^{27.} These characteristic pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table. 28. t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register. 29. Test conditions are specified using the load in TAP AC test conditions. t_R/t_F = 1 ns.



TAP AC Switching Characteristics Over the Operating Range [28,29]

Parameter	Description		Max.	Unit	
Output Times					
t _{TDOV}	TCK Clock LOW to TDO Valid 20			ns	
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns	

TAP Timing and Test Conditions^[29]



Identification Register Definitions

	Value			
Instruction Field	CY7C1311AV18	CY7C1313AV18	CY7C1315AV18	Description
Revision Number (31:29)	000	000	000	Version number.
Cypress Device ID (28:12)	11010011011000101	11010011011010101	11010011011100101	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	1	Indicates the presence of an ID register.



Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	107

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the Input/Output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

Boundary Scan Order

Bit#	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11K

Boundary Scan Order (continued)

Bit #	Bump ID		
22	10K		
23	9J		
24	9K		
25	10J		
26	11J		
27	11H		
28	10G		
29	9G		
30	11F		
31	11G		
32	9F		
33	10F		
34	11E		
35	10E		
36	10D		
37	9E		
38	10C		
39	11D		
40	9C		
41	9D		
42	11B		
43	11C		

Document #: 38-05498 Rev. *A



Boundary Scan Order (continued)

Bit #	Bump ID
44	9B
45	10B
46	11A
47	Internal
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	1H
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F
81	3G
82	2G
83	1J
84	2J
85	3K
86	3J
87	2K

Boundary Scan Order (continued)

Bit #	Bump ID		
88	1K		
89	2L		
90	3L		
91	1M		
92	1L		
93	3N		
94	3M		
95	1N		
96	2M		
97	3P		
98	2N		
99	2P		
100	1P		
101	3R		
102	4R		
103	4P		
104	5P		
105	5N		
106	5R		




Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
250	CY7C1311AV18-250BZC	BB165D	13 x 15 x 1.4 mm FBGA	Commercial
	CY7C1313AV18-250BZC			
	CY7C1315AV18-250BZC			
200	CY7C1311AV18-200BZC	BB165D	13 x 15 x 1.4 mm FBGA	Commercial
	CY7C1313AV18-200BZC			
	CY7C1315AV18-200BZC			
167	CY7C1311AV18-167BZC	BB165D	13 x 15 x 1.4 mm FBGA	Commercial
	CY7C1313AV18-167BZC			
	CY7C1315AV18-167BZC			

Package Diagram

165 FBGA 13 x 15 x 1.40 mm BB165D



QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, Hitachi, IDT,NEC, and Samsung technology. All product and company names mentioned in this document are the trademarks of their respective holders.





Document History Page

Document Title: CY7C1311AV18/CY7C1313AV18/CY7C1315AV18 18-Mb QDR™-II SRAM 4-Word Burst Architecture Document Number: 38-05498				
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE
**	208405	see ECN	DIM	New Data Sheet
*A	230396	see ECN	VBL	Upload datasheet to the internet