

SN54LVT245, SN74LVT245
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS130E - MAY 1992 - REVISED JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OOLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

description

These octal bus transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT245 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT245 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1994, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVT245, SN74LVT245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS130E - MAY 1992 - REVISED JULY 1994

logic symbol



logic diagram (positive logic)



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted):

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT245	96 mA
	SN74LVT245	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT245	48 mA
	SN74LVT245	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ C$ (in still air) (see Note 3): DB package	0.6 W
	DW package	1.6 W
	PW package	0.7 W
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

1. The input and output negative voltage rating, V_{OSS} , is exceeded if the input and output clamp current ratings are exceeded.

2. This current will flow only when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

SN54LVT245, SN74LVT245
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS130E - MAY 1992 - REVISED JULY 1994

recommended operating conditions (see Note 4)

		SN54LVT245		SN74LVT245		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage			0.8		V
V _I	Input voltage			5.5		V
I _{OH}	High-level output current			-24		mA
I _{OL}	Low-level output current			48		mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT245, SN74LVT245
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS130E - MAY 1992 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54LVT245	SN74LVT245	UNIT	
	MIN	TYP†	MAX	MIN	TYP†		
V _{IK}	V _{CC} = 2.7 V, V _I = 2.7 V, I _I = -18 mA			-1.2	-1.2	V	
V _{OH}	V _{CC} = MIN to MAX‡, I _{OH} = -100 µA			V _{CC} - 0.2	V _{CC} - 0.2	V	
	V _{CC} = 2.7 V, I _{OH} = -8 mA			2.4	2.4		
	V _{CC} = 3 V	I _{OH} = -24 mA		2			
		I _{OH} = -32 mA			2		
V _{OL}	V _{CC} = 2.7 V	I _{OL} = 100 µA		0.2	0.2	V	
		I _{OL} = 24 mA		0.5	0.5		
	V _{CC} = 3 V	I _{OL} = 16 mA		0.4	0.4		
		I _{OL} = 32 mA		0.5	0.5		
		I _{OL} = 48 mA		0.55			
		I _{OL} = 64 mA			0.55		
I _I	V _{CC} = 3.6 V, V _I = V _{CC} or GND		Control pins	±1	±1	µA	
				10	10		
	V _{CC} = 0 or MAX‡, V _I = 5.5 V	V _I = 5.5 V	A or B ports§	100	20		
		V _I = V _{CC}		5	5		
		V _I = 0		-10	-10		
I _{off}	V _{CC} = 0, V _I or V _O = 0 to 4.5 V				±100	µA	
I _{I(hold)}	V _{CC} = 3 V	V _I = 0.8 V	A or B ports	75	75	µA	
		V _I = 2 V		-75	-75		
I _{OZH}	V _{CC} = 3.6 V, V _O = 3 V			1	1	µA	
I _{OZL}	V _{CC} = 3.6 V, V _O = 0.5 V			-1	-1	µA	
I _{CC}	V _{CC} = 3.6 V, V _I = V _{CC} or GND	I _O = 0,	Outputs high	0.13	0.5	mA	
			Outputs low	8.8	14		
			Outputs disabled	0.13	0.5		
ΔI _{CC} ¶	V _{CC} = 3 V to 3.6 V, One input at V _{CC} = 0.6 V, Other inputs at V _{CC} or GND			0.3	0.2	mA	
C _i	V _I = 3 V or 0			4	4	pF	
C _{io}	V _O = 3 V or 0			10	10	pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT245, SN74LVT245
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS130E - MAY 1992 - REVISED JULY 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT245				SN74LVT245				UNIT
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX
t_{PLH}	A or B	B or A	0.5	4.4	5.2	1	2.4	4	4.7	ns	
t_{PHL}			0.5	4.2	4.8	1	2.4	4	4.6		
t_{PZH}	\bar{OE}	A or B	0.8	5.9	7.3	1.1	3.4	5.5	7.1	ns	
t_{PZL}			1	5.9	7.2	1.5	3.6	5.5	6.5		
t_{PHZ}	\bar{OE}	A or B	1.5	6.5	7.2	2.2	4.3	5.9	6.5	ns	
t_{PLZ}			1.5	6.1	6.5	2	3.5	4.8	4.8		

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT245, SN74LVT245
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS


SCBS130E - MAY 1992 - REVISED JULY 1994

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	6 V
t _{PHZ} /t _{PZH}	GND


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265