


QUAD 2-INPUT
"AND" GATES

MECL II MC1000/1200 series

MC1047
MC1247

Four 2-input gates designed to provide four AND functions. The output is high if and only if the two inputs are at a high logic level.

POSITIVE LOGIC




$2 = 1 + 3$

DC Input Loading Factor: Pins 1, 6, 8, 13 = 1.5
Pins 3, 4, 10, 11 = 1
DC Output Loading Factor = 25
Power Dissipation = 130 mW typical

AND GATE
SAMPLE TRUTH TABLE

Pin No.	Inputs		Output
	1	3	2
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1


CIRCUIT SCHEMATIC



MC1047, MC1247 (continued)

ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one gate. The other gates are tested in the same manner.



Characteristic	Symbol	Pin Under Test	MC1247 Test Limits												MC1047 Test Limits						TEST VOLTAGE/CURRENT APPLIED						TEST VOLTAGE/CURRENT VALUES											
			-55°C			+25°C			+125°C			0°C			+25°C			+75°C			V _{IL}			V _{OH}			V _{IH}			V _{IE}								
			Min	Max	Typ	Min	Max	Typ	Min	Max	Typ	Min	Max	Typ	Min	Max	Typ	Min	Max	Typ	Min	Max	Typ	Min	Max	Typ	Min	Max	Typ	Min	Max	Typ						
			Unit			Unit			Unit			Unit			Unit			mADC			mADC			mADC			mADC			mADC								
Power Supply Drain Current	I _E	7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					
Input Current	I _{in}	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-				
			3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Input Leakage Current	I _R	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
			3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Logical "1" Output Voltage	V _{OH1}	2	-0.990	-0.825	-0.850	-0.700	-0.700	-0.530	V _{dc}	-0.895	-0.740	-0.650	-0.700	-0.775	-0.615	V _{dc}	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
Logical "0" Output Voltage	V _{OL}	2	-1.890	-1.380	-1.800	-1.500	-1.720	-1.380	V _{dc}	-1.830	-1.525	-1.800	-1.500	-1.760	-1.435	V _{dc}	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
			1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Switching Times (Fan-Out = 3) Propagation Delay	t ₁₋₂ t ₂₋₁ t ₃₋₂ t ₂₋	2	5.0	8.0	5.0	5.0	6.0	9.0	ns	5.0	8.0	5.0	6.0	8.5	ns	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
			6.0	9.0	6.0	9.0	10	6.0	9.0	6.0	9.5	6.0	9.5	6.0	9.5	6.0	9.5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
			5.0	8.0	5.0	8.0	9.0	5.0	8.0	9.0	5.5	8.5	5.0	8.5	5.0	8.5	5.0	8.5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
			6.0	9.0	6.0	9.0	10	6.0	9.0	9.0	6.0	9.0	6.0	9.0	6.0	9.0	6.0	9.0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Rise Time	t ₂₋	2	5.0	8.5	5.0	8.5	9.5	-	5.0	8.5	5.0	8.5	6.0	9.0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Fall Time	t ₂₋	2	5.0	8.5	5.0	8.5	10	-	5.0	8.5	5.0	8.5	6.0	9.0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		

¹ V_{OH} limits apply from no load (0 mA) to full load (-2.5 mA).


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



APPLICATIONS INFORMATION

The MC1047/1247 Quad 2-input AND gate offers an additional logic function for the MECL logic family. The AND function is normally performed by putting the complemented variables into a NOR gate. If complemented variables are not available then inverters must be used in each input of the NOR gate. The MC1047/1247 AND gate will perform the AND function with true variables in 5.0 ns typically. Illustrated below are two examples where the AND gate may be used.

3 WIDE 2-INPUT "AND-OR" GATE WITH ENABLE



2 WIDE 2-INPUT "AND-OR-INVERT" GATE WITH GATED COMPLEMENTARY OUTPUTS

