## MC14541B

## Programmable Timer

The MC14541B programmable timer consists of a 16-stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, an automatic power-on reset circuit, and output control logic.

Timing is initialized by turning on power, whereupon the power-on reset is enabled and initializes the counter, within the specified VDD range. With the power already on, an external reset pulse can be applied. Upon release of the initial reset command, the oscillator will oscillate with a frequency determined by the external RC network. The 16 -stage counter divides the oscillator frequency ( $\mathrm{f}_{\mathrm{OSC}}$ ) with the $\mathrm{n}^{\text {th }}$ stage frequency being $\mathrm{f}_{\mathrm{osc}} / 2 \mathrm{n}$.

- Available Outputs $28,210,213$ or 216
- Increments on Positive Edge Clock Transitions
- Built-in Low Power RC Oscillator ( $\pm 2 \%$ accuracy over temperature range and $\pm 20 \%$ supply and $\pm 3 \%$ over processing at $<10 \mathrm{kHz}$ )
- Oscillator May Be Bypassed if External Clock Is Available (Apply external clock to Pin 3)
- External Master Reset Totally Independent of Automatic Reset Operation
- Operates as $2^{2}$ Frequency Divider or Single Transition Timer
- Q/Q Select Provides Output Logic Level Flexibility
- Reset (auto or master) Disables Oscillator During Resetting to Provide No Active Power Dissipation
- Clock Conditioning Circuit Permits Operation with Very Slow Clock Rise and Fall Times
- Automatic Reset Initializes All Counters On Power Up
- Supply Voltage Range $=3.0 \mathrm{Vdc}$ to 18 Vdc with Auto Reset

$$
\text { Disabled }\left(\operatorname{Pin} 5=V_{\mathrm{DD}}\right)
$$

$=8.5 \mathrm{Vdc}$ to 18 Vdc with Auto Reset Enabled (Pin $5=\mathrm{V}_{\mathrm{SS}}$ )

MAXIMUM RATINGS (Voltages Referenced to $\mathrm{V}_{\text {SS }}$ ) (Note 2.)

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ | DC Supply Voltage Range | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage Range <br> (DC or Transient) | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}$ | Input Current (DC or Transient) | $\pm 10$ (per Pin) | mA |
| $\mathrm{I}_{\text {out }}$ | Output Current (DC or Transient) | $\pm 45$ (per Pin) | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation, <br> per Package (Note 3.) | 500 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature Range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature <br> (8-Second Soldering) | 260 | ${ }^{\circ} \mathrm{C}$ |

2. Maximum Ratings are those values beyond which damage to the device may occur.
3. Temperature Derating:

Plastic "P and D/DW" Packages: $-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$

## ON Semiconductor

http://onsemi.com


ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :--- | :---: |
| MC14541BCP | PDIP-14 | 2000/Box |
| MC14541BD | SOIC-14 | 55/Rail |
| MC14541BDR2 | SOIC-14 | 2500/Tape \& Reel |
| MC14541BDT | TSSOP-14 | 96/Rail |
| MC14541BDTR2 | TSSOP-14 | 2500/Tape \& Reel |
| MC14541BF | SOEIAJ-14 | See Note 1. |
| MC14541BFEL | SOEIAJ-14 | See Note 1. |

1. For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $V_{\text {in }}$ and $V_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\mathrm{SS}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{DD}}$.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ). Unused outputs must be left open.

## PIN ASSIGNMENT

| $\mathrm{R}_{\text {tc }} 1^{\bullet}$ | 14 | $V_{D D}$ |
| :---: | :---: | :---: |
| $\mathrm{Ctc}_{\text {tc }} 2$ | 13 | B |
| RS R | 12 | A |
| NC ¢ 4 | 11 | NC |
| AR [ 5 | 10 | MODE |
| MR [ 6 | 9 | Q/Q SEL |
| VSS 4 | 8 | Q |

NC = NO CONNECTION

ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\text {SS }}$ )

| Characteristic | Symbol | VDD <br> Vdc | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Typ (4.) | Max | Min | Max |  |
| Output Voltage "0" Level$V_{\text {in }}=V_{D D} \text { or } 0$ | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
| $\begin{aligned} & \text { Input Voltage } \quad \text { "0" Level } \\ & \left(\mathrm{V}_{\mathrm{O}}=4.5 \text { or } 0.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=9.0 \text { or } 1.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=13.5 \text { or } 1.5 \mathrm{Vdc}\right) \\ & \\ & \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) \end{aligned}$ | VIL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | - | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ | - | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | - | Vdc |
| $\begin{array}{\|ll} \hline \text { Output Drive Current } & \\ \left(\mathrm{VOH}^{2}=2.5 \mathrm{Vdc}\right) & \text { Source } \\ (\mathrm{VOH}=9.5 \mathrm{Vdc}) & \\ \left(\mathrm{V}_{\mathrm{OH}}=13.5 \mathrm{Vdc}\right) & \end{array}$ | ${ }^{\mathrm{I} O H}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & -7.96 \\ & -4.19 \\ & -16.3 \end{aligned}$ | - | $\begin{aligned} & -6.42 \\ & -3.38 \\ & -13.2 \end{aligned}$ | $\begin{gathered} -12.83 \\ -6.75 \\ -26.33 \end{gathered}$ | - | $\begin{aligned} & -4.49 \\ & -2.37 \\ & -9.24 \end{aligned}$ | - | mAdc |
| $\begin{array}{ll} \left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}\right) & \text { Sink } \\ (\mathrm{VOL}=0.5 \mathrm{Vdc}) & \\ (\mathrm{V} \mathrm{OL}=1.5 \mathrm{Vdc}) & \end{array}$ | ${ }^{\text {IOL}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 1.93 \\ & 4.96 \\ & 19.3 \end{aligned}$ | - | $\begin{gathered} 1.56 \\ 4.0 \\ 15.6 \end{gathered}$ | $\begin{gathered} 3.12 \\ 8.0 \\ 31.2 \end{gathered}$ | - | $\begin{gathered} 1.09 \\ 2.8 \\ 10.9 \end{gathered}$ | - | mAdc |
| Input Current | 1 in | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance $\left(\mathrm{V}_{\mathrm{in}}=0\right)$ | $\mathrm{Cin}_{\text {in }}$ | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| Quiescent Current <br> (Pin 5 is High) <br> Auto Reset Disabled | IDD | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & \hline 0.005 \\ & 0.010 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Auto Reset Quiescent Current (Pin 5 is low) | IDDR | $\begin{aligned} & \hline 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 250 \\ & 500 \end{aligned}$ | - | $\begin{aligned} & \hline 30 \\ & 82 \end{aligned}$ | $\begin{aligned} & 250 \\ & 500 \end{aligned}$ | - | $\begin{aligned} & 1500 \\ & 2000 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Supply Current (5.) (6.) (Dynamic plus Quiescent) | ID | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{D}}= \\ & \mathrm{I}_{\mathrm{D}}= \\ & \mathrm{I}_{\mathrm{D}}= \end{aligned}$ | $\begin{aligned} & .4 \mu \mathrm{~A} / \mathrm{kHz}) \\ & .8 \mu \mathrm{~A} / \mathrm{kHz}) \\ & .2 \mu \mathrm{~A} / \mathrm{kHz}) \end{aligned}$ | $\begin{aligned} & +\mathrm{IDD} \\ & +\mathrm{IDD} \\ & +\mathrm{I}_{\mathrm{DD}} \end{aligned}$ |  |  | $\mu \mathrm{Adc}$ |

4. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
5. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
6. When using the on chip oscillator the total supply current (in $\mu \mathrm{Adc}$ ) becomes: $I_{T}=I_{D}+2 C_{t c} V_{D D} f \times 10^{-3}$ where $I_{D}$ is in $\mu A, C_{t c}$ is in $p F$, $V_{D D}$ in Volts DC, and fin kHz . (see Fig. 3) Dissipation during power-on with automatic reset enabled is typically $50 \mu \mathrm{~A} @ \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{Vdc}$.

SWITCHING CHARACTERISTICS (7.) $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Characteristic | Symbol | VDD | Min | Typ (8.) | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Output Rise and Fall Time } \\ & \text { t } \mathrm{TLH}, \mathrm{t} \mathrm{t} H \mathrm{HL}=(1.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+25 \mathrm{~ns} \\ & \text { t } \mathrm{TLH}, \mathrm{t} \mathrm{THL} \\ & \text { t }=(0.75 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+12.5 \mathrm{~ns} \\ & \mathrm{t} L \mathrm{t} H L=(0.55 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+9.5 \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & \text { tTLH, } \\ & \mathrm{t}_{\mathrm{TH}} \mathrm{HL} \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 100 \\ 50 \\ 40 \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \\ & 80 \end{aligned}$ | ns |
| $\begin{gathered} \text { Propagation Delay, Clock to Q (28 Output) } \\ \text { tpLH, tPHL }=(1.7 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+3415 \mathrm{~ns} \\ \text { tPLH, tPHL }=(0.66 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}+1217 \mathrm{~ns} \\ \text { tpLH, tPHL }=(0.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+875 \mathrm{~ns} \end{gathered}$ | $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 3.5 \\ 1.25 \\ 0.9 \end{gathered}$ | $\begin{gathered} 10.5 \\ 3.8 \\ 2.9 \end{gathered}$ | $\mu \mathrm{s}$ |
| Propagation Delay, Clock to Q (216 Output) <br> $\mathrm{tpHL}^{\text {, tPLH }}=(1.7 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+5915 \mathrm{~ns}$ <br> tpHL, tPLH $=(0.66 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+3467 \mathrm{~ns}$ <br> tpHL, tPLH $=(0.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+2475 \mathrm{~ns}$ | $\begin{aligned} & \text { tpHL } \\ & \text { tpLH } \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 6.0 \\ & 3.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 18 \\ & 10 \\ & 7.5 \end{aligned}$ | $\mu \mathrm{S}$ |
| Clock Pulse Width | twh(cl) | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 900 \\ & 300 \\ & 225 \end{aligned}$ | $\begin{aligned} & 300 \\ & 100 \\ & 85 \end{aligned}$ | - | ns |
| Clock Pulse Frequency (50\% Duty Cycle) | $\mathrm{f}_{\mathrm{Cl}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 4.0 \\ & 6.0 \end{aligned}$ | $\begin{gathered} \hline 0.75 \\ 2.0 \\ 3.0 \end{gathered}$ | MHz |
| MR Pulse Width | twh(R) | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 900 \\ & 300 \\ & 225 \end{aligned}$ | $\begin{gathered} 300 \\ 100 \\ 85 \end{gathered}$ | - | ns |
| Master Reset Removal Time | trem | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 420 \\ & 200 \\ & 200 \end{aligned}$ | $\begin{aligned} & 210 \\ & 100 \\ & 100 \end{aligned}$ | - | ns |

7. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
8. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

( $\mathrm{R}_{\mathrm{tc}}$ AND $\mathrm{C}_{\mathrm{tc}}$ OUTPUTS ARE LEFT OPEN)


Figure 1. Power Dissipation Test Circuit and Waveform


Figure 2. Switching Time Test Circuit and Waveforms

## EXPANDED BLOCK DIAGRAM



FREQUENCY SELECTION TABLE

| A | B | Number of <br> Counter Stages <br> $\mathbf{n}$ | Count <br> $\mathbf{2 n}^{\mathbf{n}}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 13 | 8192 |
| 0 | 1 | 10 | 1024 |
| 1 | 0 | 8 | 256 |
| 1 | 1 | 16 | 65536 |

TRUTH TABLE

| Pin | State |  |  |
| :--- | ---: | :--- | :--- |
|  | $\mathbf{0}$ | $\mathbf{1}$ |  |
| Auto Reset, 5 | Auto Reset <br> Operating | Auto Reset Disabled |  |
| Master Reset, 6 | Timer Operational | Master Reset On |  |
| Q/ $\bar{Q}$, | 9 | Output Initially Low <br> After Reset | Output Initially High <br> After Reset |
| Mode, | 10 | Single Cycle Mode | Recycle Mode |



Figure 3. Oscillator Circuit Using RC Configuration

## TYPICAL RC OSCILLATOR CHARACTERISTICS



Figure 4. RC Oscillator Stability


Figure 5. RC Oscillator Frequency as a Function of $\mathrm{R}_{\mathrm{tc}}$ and $\mathrm{C}_{\mathrm{tc}}$

## OPERATING CHARACTERISTICS

With Auto Reset pin set to a " 0 " the counter circuit is initialized by turning on power. Or with power already on, the counter circuit is reset when the Master Reset pin is set to a " 1 ". Both types of reset will result in synchronously resetting all counter stages independent of counter state. Auto Reset pin when set to a " 1 " provides a low power operation.

The RC oscillator as shown in Figure 3 will oscillate with a frequency determined by the external RC network i.e.,

$$
\mathrm{f}=\frac{1}{2.3 \mathrm{R}_{\mathrm{tc}} \mathrm{C}_{\mathrm{tc}}}
$$

if $(1 \mathrm{kHz} \leq \mathrm{f} \leq 100 \mathrm{kHz})$
and $R_{S} \approx 2 R_{\text {tc }}$
where $\mathrm{R}_{\mathrm{S}} \geq 10 \mathrm{k} \Omega$
The time select inputs (A and B) provide a two-bit address to output any one of four counter stages $(28,210,213$ and $216)$. The $2^{n}$ counts as shown in the Frequency Selection Table represents the Q output of the $\mathrm{N}^{\text {th }}$ stage of the counter. When A is " 1 ", 216 is selected for both states of B. However,
when B is " 0 ", normal counting is interrupted and the 9 th counter stage receives its clock directly from the oscillator (i.e., effectively outputting $2^{8}$ ).

The $\mathrm{Q} / \overline{\mathrm{Q}}$ select output control pin provides for a choice of output level. When the counter is in a reset condition and $\mathrm{Q} / \overline{\mathrm{Q}}$ select pin is set to a " 0 " the Q output is a " 0 ", correspondingly when $\mathrm{Q} / \overline{\mathrm{Q}}$ select pin is set to a " 1 " the Q output is a " 1 ".
When the mode control pin is set to a " 1 ", the selected count is continually transmitted to the output. But, with mode pin " 0 " and after a reset condition the RS flip-flop (see Expanded Block Diagram) resets, counting commences, and after $2^{\text {n }} 1$ counts the $\mathrm{R}_{\mathrm{S}}$ flip-flop sets which causes the output to change state. Hence, after another $2^{n-1}$ counts the output will not change. Thus, a Master Reset pulse must be applied or a change in the mode pin level is required to reset the single cycle operation.

## DIGITAL TIMER APPLICATION



When Master Reset (MR) receives a positive pulse, the internal counters and latch are reset. The Q output goes high and remains high until the selected (via A and B) number of clock pulses are counted, the Q output then goes low and remains low until another input pulse is received.
This "one shot" is fully retriggerable and as accurate as the input frequency. An external clock can be used (pin 3 is the clock input, pins 1 and 2 are outputs) if additional accuracy is needed.

Notice that a setup time equal to the desired pulse width output is required immediately following initial power up, during which time Q output will be high.

