

#### A Schlumberger Company

## 93425/93L425 1024 x 1-Bit Static **Random Access Memory**

Memory and High Speed Logic

#### Description

The 93425 is a 1024-bit read/write Random Access Memory (RAM), organized 1024 words by one bit. It is designed for high speed cache, control and buffer storage applications. The device includes full on-chip decoding, separate Data input and non-inverting Data output, as well as an active LOW Chip Select line.

- Commercial Address Access Time 953425 - 20 to 60 ns Max
- Military Address Access Time 93425 - 30 to 70 ns Max
- Low Power Version Also Available (93L425)
- Features Three State Output
- Power Dissipation Decreases with Increasing Temperature

#### Pin Names

CS

Chip Select (Active LOW)

A<sub>0</sub>-A<sub>9</sub>


Address Inputs

WE

Write Enable (Active LOW)


D Data Input O Data Output

#### **Logic Symbol**




V<sub>CC</sub> = Pin 16 GND = Pin 8

#### Connection Diagram 16-Pin DIP (Top View)



The 16 pin Flatpak version has the same pinout connections as the Dual In-line package.

#### Logic Diagram



#### **Functional Description**

The 93425 is a fully decoded 1024-bit read/write Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A<sub>0</sub> through A<sub>9</sub>.

One Chip Select input is provided for easy memory array expansion of up to 2048 bits without the need for external decoding. For larger memories, the fast chip select access time permits direct address decoding without an increase in overall memory access time.

The read and write functions of the 93425 are controlled by the state of the active LOW Write Enable ( $\overline{WE}$ ) input. When  $\overline{WE}$  is held LOW and the chip is selected, the data at D is written into the location specified by the binary address present at A<sub>0</sub> through A<sub>9</sub>. Since the write function is level triggered, data must be held stable at the data input for at least  $t_{WSD(min)}$  plus  $t_{W(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. When  $\overline{WE}$  is held HIGH and the chip selected, data is read from the addressed location and presented at the output (O).

The 93425 has a three-state output which provides an active pull-up or pull-down when enabled and a high impedance (HIGH Z) state when disabled. The active pull-up provides drive capability for high capacitive loads while the high impedance state allows optimization of word expansion in bus organized systems.

**Truth Table** 

	Inputs		Output	
CS	WE	D	0	Mode
Н	Х	Х	HIGH Z	Not Selected
L	L	L	HIGH Z	Write "0"
L	L	Н	HIGH Z	Write "1"
L	Н	X	Dout	Read

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

#### 93425/93L425

#### DC Performance Characteristics: Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Vol	Output LOW Voltage		0.3	0.45	V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA
ViH	Input HIGH Voltage	2.1	1.6		٧	Guaranteed Input HIGH Voltage for All Inputs <sup>5</sup>
VIL	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for All Inputs <sup>5</sup>
Vон	Output HIGH Voltage	2.4			V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -5.2 mA
l <sub>I</sub> L	Input LOW Current		-250	-400 <sup>7</sup>	μΑ	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.4 V
I <sub>IH</sub>	Input HIGH Current		1.0	40	μΑ	V <sub>CC</sub> = Max, V <sub>IN</sub> = 4.5 V
I <sub>IHB</sub>	Input Breakdown Current			1.0	mA	$V_{CC} = Max, V_{IN} = V_{CC}$
Vic	Input Diode Clamp Voltage		-1.0	-1.5	V	V <sub>CC</sub> = Max, I <sub>IN</sub> = -10 mA
l <sub>OZH</sub> l <sub>OZL</sub>	Output Current (HIGH Z)			50 -50	μА	$V_{CC} = Max$ , $V_{OUT} = 2.4 \text{ V}$ $V_{CC} = Max$ , $V_{OUT} = 0.5 \text{ V}$
los	Output Current Short Circuit to Ground			-100	mA	V <sub>CC</sub> = Max, Note 3
				65	mA	93L425-35, 93L425-45,
				75	mA	93L425-60 (commercial) 93L425-40, 93L425-50, 93L425-70 (military)
Icc	Power Supply Current			125	mA	93425-25, 93425-30 (commercial)
-				135	mA	93425-30, 93425-40 (military)
				155	mA	93425A, 93425-45 (commercial)
				170	mA	93425-60 (military) V <sub>CC</sub> = Max, <i>Note 6</i>

#### Notes

- 1. Typical values are at  $V_{CC} = 5.0 \ V. \ T_{C} = +25 ^{\circ} \, C$  and maximum loading.
- 2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- 3. Short circuit to ground not to exceed one second.

- 4.  $t_W$  measured at  $t_{WSA} = Min. t_{WSA}$  measured at  $t_W = Min.$  5. Static condition only.
- 6. All inputs GND Output open
- 7.  $t_{\rm IL} = -300~\mu\text{A}$  for 93L425

### 93425/93L425

#### Commercial

AC Performance Characteristics:  $\rm V_{CC} = 5.0 \pm 5\%,\, GND = 0$  V,  $\rm T_{C} = 0^{\circ}\,\, C$  to  $+75^{\circ}\,\, C$ 

		1	25-20 25-25		25-30 25A	9342	25-45		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t <sub>ACS</sub>	Read Timing Chip Select Access Time		15		20		35	ns	
t <sub>ZRCS</sub>	Chip Select to HIGH Z Address Access Time <sup>2</sup>		<b>20</b> 20/25		20 30		35 45	ns ns	Figures 3a, 3b
t <sub>W</sub> t <sub>WSD</sub> t <sub>WHD</sub> twsa twha twscs twhcs tzws t <sub>WR</sub>	Write Timing Write Pulse Width to Guarantee Writing <sup>4</sup> Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write <sup>4</sup> Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z Write Recovery Time Write Recovery Time (93425A)	15 5 5 5 5 5 5 5	15 15	20 5 5 5 5 5 5	20 20 20 25	35 5 5 5 5 5	35 40	ns ns ns ns ns ns ns	Figure 4

#### Military

AC Performance Characteristics: V  $_{CC} = 5.0~V \pm 10\%,~GND = 0~V,~T_{C} = -55^{\circ}~C~to + 125^{\circ}~C$ 

			93425-30		93425-40		93425-60		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t <sub>ACS</sub> t <sub>ZRCS</sub> t <sub>AA</sub>	Read Timing Chip Select Access Time Chip Select to HIGH Z Address Access Time <sup>2</sup>		20 20 30		25 25 40		45 50 60	ns ns ns	Figures 3a, 3b
tw twsd twsd twhd twsa twha twscs twhcs tzws twm	Write Timing Write Pulse Width to Guarantee Writing <sup>4</sup> Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write <sup>4</sup> Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z Write Recovery Time	20 5 5 5 5 5 5	20 20	25 5 5 10 5 5 5	25 25	40 5 5 15 5 5 5	45 50	ns ns ns ns ns ns ns ns	Figure 4

Notes on preceding page

### 93425/93L425

#### Commercial

AC Performance Characteristics:  $\rm V_{CC} = 5.0 \pm 5\%,~GND = 0~V,~T_{C} = 0^{o}~C~to~+75^{o}~C$ 

		93L4	25-35	93L4	25-45	93L4	25-60		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t <sub>ACS</sub> t <sub>ZRCS</sub> t <sub>AA</sub>	Read Timing Chip Select Access Time Chip Select to HIGH Z Address Access Time <sup>2</sup>		25 25 35		30 30 45		40 40 60	ns ns ns	Figures 3a, 3b
t <sub>W</sub> twsd twhd twsa twha twscs twhcs tzws twh	Write Timing Write Pulse Width to Guarantee Writing <sup>4</sup> Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write <sup>4</sup> Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z Write Recovery Time	30 5 5 5 5 5 5	20 30	35 5 5 5 5 5 5	25 35	45 5 5 10 5 5	45 45	ns ns ns ns ns ns ns	Figure 4a, 4b


#### Military


AC Performance Characteristics: V  $_{CC} = 5.0~V \pm 10\%,~GND = 0~V,~T_{C} = -55^{\circ}~C~to + 125^{\circ}~C$ 

			93L425-40		93L425-50		25-70		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t <sub>ACS</sub> t <sub>ZRCS</sub> t <sub>AA</sub>	Read Timing Chip Select Access Time Chip Select to HIGH Z Address Access Time <sup>2</sup>		30 25 40		35 30 50		45 50 70	ns ns ns	Figures 3a, 3b
tw twsd twhd twsa twha twscs twhcs tzws twr	Write Timing Write Pulse Width to Guarantee Writing <sup>4</sup> Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write <sup>4</sup> Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z Write Recovery Time	35 5 5 10 5 5 5	25 30	40 5 5 10 5 5 5	30 40	50 10 10 10 10 10 5	45 55	ns ns ns ns ns ns ns	Figure 4a, 4b

Notes on page 4-27

Fig. 1 AC Test Output Load





LOAD B
\*Includes jig and probe capacitance

Note: Load A is used for all production testing.

Fig. 2 AC Test Input Levels





Fig. 3 Read Mode Timing
3a Read Mode Propagation Delay from Chip Select



#### 3b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing



#### Notes

- Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
- 2. Input voltage levels for worst case AC test are 3.0/0.0 V.

# 011762

#### **Ordering Information**

Part Number	Access Time (ns)	Power (mA)	Temperature Range	Package	Order Code
93425-20	20	125	0°C to +75°C	XX	93425XX20
93425-25	25	125	0° C to +75° C	XX	93425XX25
93425A	30	155	0° C to +75° C	XX	93425AXX
93425-30	30	125	0° C to +75° C	XX	93425XX30
93425-30	30	135	-55° C to +125° C	YY	93425YY30
93L425-35	35	65	0° C to +75° C	XX	93L425XX35
V <sub>93425-40</sub>	40	135	−55° C to +125° C	YY	93425YY40
93L425-40	40	75	-55° C to +125° C	YY	93L425YY40
93425-45	45	155	0° C to +75° C	XX	93425XX —
93L425-45	45	65	0° C to +75° C	XX	93L425XX45
93L425-50	50	75	-55° C to +125° C	YY	93L425YY50
93L425-60	60	65 <sub>e</sub> .	0° C to +75° C	XX	93L425XX
93425-60	60	170	−55° C to +125° C	YY	93425YY
93L425-70	70	75	-55° C to +125° C	YY	93L425YY

#### Packages and Optional Processing (See Section 9)

XX — Commercial

Without Optional Processing

DC

FC

PC

PC

With Optional Processing

DCQR — Ceramic Dip

FCQR — Cerpak

PCQR — Plastic Dip

PC

YY — Military
Without Optional Processing
DM
DM
FM
FM
With Optional Processing
DMQB
-- Ceramic Dip
FMQB
-- Cerpak

#### **Optional Processing**

QB = Mil Std 883

Method 5004 and 5005, Level B QR = Commercial Device with 160 Hour Burn in or Equivalent

#### Note:

Because every combination of packaging, speed, temperature, and optional processing is not in stock, availability of some combinations is not on an immediate basis.