National Semiconductor is now part of

Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.





Clock Jitter Cleaner with Cascaded PLLs

1.0 General Description

The LMK04100 family of precision clock conditioners provides jitter cleaning, clock multiplication and distribution without the need for high-performance VCXO modules.


When connected to a recovered system reference clock and a VCXO, the device generates 5 low jitter clocks in LVCMOS, LVDS, or LVPECL formats.

2.0 Target Applications

- Multi-carrier/Multi-mode/Multi-band 2G/3G/4G basestations
- Cellular repeaters
- High Speed A/D clocking
- SONET/SDH OC-48/OC-192/OC-768 line cards
- GbE/10GbE, 1/2/4/8/10G Fibre Channel line cards
- Optical Transport Networks
- Broadcast Video, HDTV
- Serial ATA

3.0 Features

- Cascaded PLLatinum[™] PLL Architecture
 - PLL1
 - Redundant reference Inputs
 - Loss of signal detection
 - Automatic and manual selection of reference clock input
 - PLL2
 - Phase detector rate up to 100 MHz
 - Input frequency-doubler
 - Integrated VCO
- Outputs
 - LVPECL/2VPECL, LVDS, and LVCMOS formats
 - Support clock rates up to 1080 MHz
 Five dedicated channel divider blocks
 - Common output frequencies supported: 30.72 MHz, 61.44 MHz, 62.5 MHz, 74.25 MHz, 75 MHz, 77.76 MHz, 100 MHz, 106.25 MHz, 125 MHz, 122.88 MHz, 150 MHz, 155.52 MHz, 156.25 MHz, 159.375 MHz, 187.5 MHz, 200 MHz, 212.5 MHz, 245.76 MHz, 250 MHz, 311.04 MHz, 312.5 MHz, 368.64 MHz, 491.52 MHz, 622.08 MHz, 625 MHz, 983.04 MHz
- MICROWIRE (SPI) programming interface
- Industrial temperature range: -40 to 85 °C
- 3.15 V to 3.45 V operation
- Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)



PLLatinum™ is a trademark of National Semiconductor Corporation. TRI-STATE[®] is a registered trademark of National Semiconductor Corporation.

TABLE 1. Device Configuration Information

NSID	2VPECL / LVPECL OUTPUTS	LVDS OUTPUTS	LVCMOS OUTPUTS	vco
LMK04100SQ	3		4	1185 to 1296 MHz
LMK04101SQ	3		4	1430 to 1570 MHz
LMK04102SQ	3		4	1600 to 1750 MHz
LMK04110SQ	5			1185 to 1296 MHz
LMK04111SQ	5			1430 to 1570 MHz
LMK04131SQ	2	2	2	1430 to 1570 MHz
LMK04133SQ	2	2	2	1840 to 2160 MHz

TABLE 2. Device Output Format Information

NSID	CLKout0	CLKout1	CLKout2	CLKout3	CLKout4
LMK04100SQ	2VPECL / LVPECL	LVCMOS x 2	LVCMOS x 2	2VPECL / LVPECL	2VPECL / LVPECL
LMK04101SQ	2VPECL / LVPECL	LVCMOS x 2	LVCMOS x 2	2VPECL / LVPECL	2VPECL / LVPECL
LMK04102SQ	2VPECL / LVPECL	LVCMOS x 2	LVCMOS x 2	2VPECL / LVPECL	2VPECL / LVPECL
LMK04110SQ	2VPECL / LVPECL	2VPECL/LVPECL	2VPECL / LVPECL	2VPECL / LVPECL	2VPECL / LVPECL
LMK04111SQ	2VPECL / LVPECL				
LMK04131SQ	LVDS	2VPECL / LVPECL	LVCMOS x 2	2VPECL / LVPECL	LVDS
LMK04133SQ	LVDS	2VPECL / LVPECL	LVCMOS x 2	2VPECL / LVPECL	LVDS

TABLE 3. Example Configurations for	Common Frequencies
-------------------------------------	--------------------

OSCin (MHz)	VCO Divider	PLL2 N	VCO Frequency (<i>Note 1</i>)	Output Divider	Output Frequency	Application
25	2	30	1500	12	62.5	GigE
25	2	30	1500	10	75	SATA
24.8832	2	25	1244.16	8	77.76	SONET
25	2	24	1200	6	100	PCI Express
26.5625	7	8	1487.5	2	106.25	Fibre Channel
25	2	30	1500	6	125	GigE
25	5	12	1500	2	150	SATA
24.8832	2	25	1244.16	4	155.52	SONET
25	2	25	1250	4	156.25	10 GigE
26.5625	2	25	1275	4	159.375	10-G Fibre Channel
25	2	25	1500	4	187.5	12 GigE
25	3	16	1200	2	200	PCI Express
26.5625	3	16	1275	2	212.5	4-G Fibre Channel
25	3	20	1500	2	250	GigE
24.8832	2	25	1244.16	2	311.04	SONET
25	2	25	1250	2	312.5	XGMII
24.8832	2	25	1244.16	1	622.08	SONET
25	2	25	1200	1	625	10 GigE

Note 1: Use VCO Frequency to select proper device option *Table 3* shows a limited list of example frequencies. Multiple output frequencies can be programmed on a single device provided that the VCO frequency and VCO divider values are the same.





Table of Contents

1.0 General Description 2.0 Target Applications	1
3.0 Features	
TABLE 1. Device Configuration Information	
TABLE 2. Device Output Format Information	2
TABLE 3. Example Configurations for Common Frequencies	2
4.0 Functional Block Diagram	
5.0 Connection Diagram	6
6.0 Pin Descriptions	
7.0 Absolute Maximum Ratings	
8.0 Package Thermal Resistance	9
9.0 Recommended Operating Conditions	9
11.0 Serial Data Timing Diagram	
12.0 Charge Pump Current Specification Definitions	17
12.0 Charge Pump Current Specification Definitions	. 17
VOLTAGE	18
VOLTAGE	10
MISMATCH	18
12.3 CHARGE PUMP OUTPUT CURRENT MAGNITUDE VARIATION VS. TEMPERATURE	18
13.0 Differential Voltage Measurement Terminology (<i>Note 24</i>)	
14.0 Typical Performance Characteristics	. 19
14.0 Typical Performance Characteristics	. 19
15.0 Features	
15.1 SYSTEM ARCHITECTURE	. 21
15.2 REDUNDANT REFERENCE INPUTS (CLKin0/CLKin0*, CLKin1/CLKin1*)	. 21
15.3 PLL1 CLKinX (X=0,1) LOSS OF SIGNAL (LOS)	. 21
15.4 INTEGRATED LOOP FILTER POLES	. 21
15.5 CLOCK DISTRIBUTION	
15.6 CLKout DIVIDE (CLKoutX_DIV, X = 0 to 4)	. 21
15.7 GLOBAL CLOCK OUTPUT SYNCHRONIZATION (SYNC*)	. 21
15.8 GLOBAL OUTPUT ENABLE AND LOCK DETECT	. 21
16.0 Functional Description	. 22
16.1 ARCHITECTURAL OVERVIEW	
16.2 PHASE DETECTOR 1 (PD1)	. 22
16.3 PHASE DETECTOR 2 (PD2)	. 22
16.4 PLL2 FREQUENCY DOUBLER	
16.5 INPUTS / OUTPUTS	. 22
16.5.1 PLL1 Reference Inputs (CLKin0 / CLKin0*, CLKin1 / CLKin1*)	22
16.5.2 PLL2 OSCin / OSCin* Port	
16.5.3 CPout1 / CPout2	
16.5.4 Fout 16.5.5 Digital Lock Detect 1 Bypass	
16.5.6 Bias	
17 0 General Programming Information	24
17.0 General Programming Information	24
17.2 DEFAULT DEVICE REGISTER SETTINGS AFTER POWER ON/RESET	27
17.3 REGISTER R0 TO R4	
17.3.1 CLKoutX_DIV: Clock Channel Divide Registers	. 28
17.3.2 EN_CLKoutX: Clock Channel Output Enable	. 28
17.3.3 CLKoutX/CLKoutX* LVCMOS Mode Control	. 28
17.3.4 CLKoutX/CLKoutX* LVPECL Mode Control	
17.3.5 CLKoutX_MUX: Clock Output Mux	
17.4 REGISTERS 5, 6	. 29
17.5 REGISTER 7	
17.5.1 RESET bit	
17.6 REGISTERS 8, 9	
17.7 REGISTER 10	
17.7.1 RC_DLD1_Start: PLL1 Digital Lock Detect Run Control bit	
17.8 REGISTER 11	
17.8.1 CLKinX_BUFTYPE: PLL1 CLKinX/CLKinX* Buffer Mode Control	
17.8.2 CLKin_SEL: PLL1 Reference Clock Selection and Revertive Mode Control Bits	
17.8.3 CLKinX_LOS 17.8.4 PLL1 Reference Clock LOS Timeout Control	30
17.0.4 PLLT REFERENCE CLOCK LOS TIMEOUL CONTROL	30

17.8.5 LOS Output Type Control	30
17.9 REGISTER 12	30
17.9.1 PLL1_N: PLL1_N Counter	. 30
17.9.2 PLL1 B: PLL1 B Counter	31
17.9.3 PLL1 Charge Pump Current Gain (PLL1_CP_GAIN) and Polarity Control	
(PLL1_CP_POL)	. 31
17.10 REGISTER 13	. 31
17.10.1 EN_PLL2_XTAL: Crystal Oscillator Option Enable	. 31
17.10.2 EN_Fout: Fout Power Down Bit	. 31
17.10.3 CL \overline{K} Global Enable: Clock Global enable bit	. 31
17.10.4 POWERDOWN Bit Device Power Down	
17.10.5 EN_PLL2 REF2X: PLL2 Frequency Doubler control bit	
17.10.6 PLL2 Internal Loop Filter Component Values	31
17.10.7 PLL1 CP TRI-STATE and PLL2 CP TRI-STATE	
17.11 REGISTER 14	
17.11.1 OSCin_FREQ: PLL2 Oscillator Input Frequency Register	32
17.11.2 PLL2_R: PLL2_R Counter	. 32
17.11.3 PLL_MUX: LD Pin Selectable Output	
17.12 REGISTER 15	
17.12.1 PLL2_N: PLL2_N Counter	
17.12.2 PLL2_CP_GAIN: PLL2 Charge Pump Current and Output Control	33
17.12.3 VCO_DIV: PLL2 VCO Divide Register	. 33
18.0 Application Information	. 34
18.2 LDO BYPASS AND BIAS PIN	
18.3 LOOP FILTER	
18.4 CURRENT CONSUMPTION / POWER DISSIPATION CALCULATIONS	38
18.5 POWER SUPPLY CONDITIONING	
18.6 THERMAL MANAGEMENT	
18.7 OPTIONAL CRYSTAL OSCILLATOR IMPLEMENTATION (OSCin/OSCin*)	
18.8 ADDITIONAL OUTPUTS WITH AN LMK04100 FAMILY DEVICE	42
19.0 Physical Dimensions	
20.0 Ordering Information	

5.0 Connection Diagram



LMK04100 Family

6

6.0 Pin Descriptions

-
_
-
-
_
_
0
_
_

Pin Number	Name(s)	I/O	Туре	Description	
1	GND		GND	Ground (For Fout Buffer)	
2	Fout	0	ANLG	VCO Frequency Output Port	
3	V _{CC} 1		PWR	Power Supply for VCO Output Buffer	
4	CLKuWire	1	CMOS	Microwire Clock Input	
5	DATAuWire	1	CMOS	Microwire Data Input	
6	LEuWire	1	CMOS	Microwire Latch Enable Input	
7	NC			No Connection	
8	V _{CC} 2		PWR	Power Supply for VCO	
9	LDObyp1		ANLG	LDO Bypass, bypassed to ground with a 10 µF capacitor	
10	LDObyp2		ANLG	LDO Bypass, bypassed to ground with a 0.1 µF capacitor	
11	GOE	1	CMOS	Global Output Enable	
12	LD	0	CMOS	Lock Detect and PLL multiplexer Output	
13	V _{CC} 3		PWR	Power Supply for CLKout0	
14	CLKout0	0	LVDS/LVPECL	Clock Channel 0 Output	
15	CLKout0*	0	LVDS/LVPECL	Clock Channel 0* Output	
16	DLD_BYP		ANLG	DLD Bypass, bypassed to ground with a 0.47 µF capacitor	
17	GND		GND	Ground (Digital)	
18	V _{CC} 4		PWR	Power Supply for Digital	
19	V _{cc} 5		PWR	Power Supply for CLKin buffers and PLL1 R-divide	
20	CLKin0	1	ANLG	Reference Clock Input Port for PLL1 - AC or DC Coupled (<i>Note 2</i>)	
21	CLKin0*	1	ANLG	Reference Clock Input Port for PLL1 (complimentar - AC or DC Coupled (<i>Note 2</i>)	
22	V _{CC} 6		PWR	Power Supply for PLL1 Phase Detector and Charg Pump	
23	CPout1	0	ANLG	Charge Pump1 Output	
24	V _{CC} 7		PWR	Power Supply for PLL1 N-Divider	
25	CLKin1	I	ANLG	Reference Clock Input Port for PLL1 - AC or DC Coupled (<i>Note 2</i>)	
26	CLKin1*	I	ANLG	Reference Clock Input Port for PLL1 (complimental - AC or DC Coupled (<i>Note 2</i>)	
27	SYNC*	I	CMOS	Global Clock Output Synchronization	
28	OSCin	I	ANLG	Reference oscillator Input for PLL2 - AC Coupled	
29	OSCin*	I	ANLG	Reference oscillator Input for PLL2 - AC Coupled	
30	V _{CC} 8		PWR	Power Supply for OSCin Buffer and PLL2 R-Divid	
31	V _{CC} 9		PWR	Power Supply for PLL2 Phase Detector and Charge	
32	CPout2	0	ANLG	Charge Pump2 Output	
33	V _{CC} 10		PWR	Power Supply for VCO Divider and PLL2 N-Divide	
34	CLKin0_LOS	0	LVCMOS	Status of CLKin0 reference clock input	
35	 CLKin1_LOS	0	LVCMOS	Status of CLKin1 reference clock input	
36	Bias	1	ANLG	Bias Bypass. AC coupled with 1 µF capacitor to Vo	
37	V _{CC} 11		PWR	Power Supply for CLKout1	
38	CLKout1	0	LVPECL/LVCMOS	Clock Channel 1 Output	
39	CLKout1*	0	LVPECL/LVCMOS	Clock Channel 1* Output	
40	V _{CC} 12		PWR	Power Supply for CLKout2	

Pin Number	Name(s)	I/O	Туре	Description
41	CLKout2	0	LVPECL/LVCMOS	Clock Channel 2 Output
42	CLKout2*	0	LVPECL/LVCMOS	Clock Channel 2* Output
43	V _{CC} 13		PWR	Power Supply for CLKout3
44	CLKout3	0	LVPECL	Clock Channel 3 Output
45	CLKout3*	0	LVPECL	Clock Channel 3* Output
46	V _{CC} 14		PWR	Power Supply for CLKout4
47	CLKout4	0	LVDS/LVPECL	Clock Channel 4 Output
48	CLKout4*	0	LVDS/LVPECL	Clock Channel 4* Output
DAP	DAP			DIE ATTACH PAD, connect to GND

Note 2: The reference clock inputs may be either AC or DC coupled.

7.0 Absolute Maximum Ratings (Note 3, Note 4, Note 5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Parameter	Symbol	Ratings	Units
Supply Voltage (Note 6)	V _{CC}	-0.3 to 3.6	V
Input Voltage	V _{IN}	-0.3 to (V _{CC} + 0.3)	V
Storage Temperature Range	T _{STG}	-65 to 150	O°
Lead Temperature (solder 4 sec)	TL	+260	٥C
Junction Temperature	Т _Ј	125	°C
Differential Input Current (CLKinX/X*, OSCin/ OSCin*)	I _{IN}	± 5	mA

Note 3: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only to the test conditions listed.

Note 4: This device is a high performance RF integrated circuit with an ESD rating up to 8 KV Human Body Model, up to 300 V Machine Model and up to 1,250 V Charged Device Model and is ESD sensitive. Handling and assembly of this device should only be done at ESD-free workstations.

Note 5: Stresses in excess of the absolute maximum ratings can cause permanent or latent damage to the device. These are absolute stress ratings only. Functional operation of the device is only implied at these or any other conditions in excess of those given in the operation sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Note 6: Never to exceed 3.6 V.

8.0 Package Thermal Resistance

Package	θ _{JA}	$\boldsymbol{ heta}_{ extsf{J-PAD}}$ (Thermal Pad)	
48-Lead LLP (Note 7)	27.4° C/W	5.8° C/W	

Note 7: Specification assumes 16 thermal vias connect the die attach pad to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the LLP. It is recommended that the maximum number of vias be used in the board layout.

9.0 Recommended Operating Conditions

Parameter	Symbol	Condition	Min	Typical	Max	Unit
Ambient Temperature	T _A	V _{CC} = 3.3 V	-40	25	85	°C
Supply Voltage	V _{CC}		3.15	3.3	3.45	V

10.0 Electrical Characteristics

 $(3.15 \text{ V} \le \text{V}_{CC} \le 3.45 \text{ V}, -40 \text{ °C} \le \text{T}_{A} \le 85 \text{ °C}$. Typical values represent most likely parametric norms at $\text{V}_{CC} = 3.3 \text{ V}, \text{T}_{A} = 25 \text{ °C},$ at the Recommended Operating Conditions at the time of product characterization and are not guaranteed.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		Current Consumption					
I _{CC_PD}	Power Down Supply Current			0.7		mA	
		LMK04100, LMK04101, LMK04102 (<i>Note 9</i>)		380	435		
I _{CC_CLKS}	Supply Current with all clocks enabled, Fout disabled. (<i>Note 8</i>)	LMK04110, LMK04111 (<i>Note 9</i>)		378	435	m/	
		LMK04131, LMK04133 (<i>Note 9</i>)		335	385		
	CLKin0/0* and	d CLKin1/1* Input Clock Specifica	ations				
f	Clock Input Frequency	Manual Select mode	0.001		400	мн	
f _{CLKin}	(<i>Note 10</i>)	Auto-Switching mode	1		400		
SLEW _{CLKin}	Slew Rate on CLKin (<i>Note 11</i>)	20% to 80%	0.15	0.5		V/n	
V _{ID} CLKin		Each pin AC coupled CLKinX_TYPE=0 (Bipolar)	0.25		1.55	IV	
V _{SS} CLKin	Clock Input Differential Input Voltage (<i>Note 12</i>)	CLKinX and CLKinX* are both driven, AC coupled. CLKinX_TYPE=0 (Bipolar)	0.5		3.1	Vp	
V _{ID} CLKin	(Note 12)	CLKinX and CLKinX* are both	0.25		1.55	IV	
V _{SS} CLKin		driven, AC coupled. CLKinX_TYPE=1 (MOS)	0.5		3.1	Vp	
М	Input Voltage Swing,	AC coupled to CLKinX; CLKinX* AC coupled to Ground CLKinX_TYPE=0 (Bipolar)	0.25		2.0	Vpj	
V _{CLKin}	single-ended	AC coupled to CLKinX; CLKinX* AC coupled to Ground CLKinX_TYPE=1 (MOS)	0.25		2.0	Vpj	
V	DC offset voltage between CLKinX/CLKinX*	Each pin AC coupled CLKinX_TYPE=0 (Bipolar)		44		m۱	
V _{CLKin-offset}	ICLKinX/CLKinX*	Each pin AC coupled CLKinX_TYPE=1 (MOS)		294		m۱	
V _{CLKin-} V _{IH}	High Input Voltage	DC coupled to CLKinX; CLKinX* AC coupled to Ground CLKinX_TYPE=1 (MOS)	2.0		V _{CC}	v	
$V_{CLKin-}V_{IL}$	Low Input Voltage	DC coupled to CLKinX; CLKinX* AC coupled to Ground CLKinX_TYPE=1 (MOS)	0.0		0.4	v	

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
		PLL1 Specifications					
f _{PD}	PLL1 Phase Detector Frequency				40	MHz	
		$V_{CPout1} = V_{CC}/2$, PLL1_CP_GAIN = 100b		25			
		$V_{CPout1} = V_{CC}/2$, PLL1_CP_GAIN = 101b		50			
		$V_{CPout1} = V_{CC}/2$, PLL1_CP_GAIN = 110b		100			
I _{CPout1} SOURCE	PLL1 Charge Pump Source Current (<i>Note 13</i>)	$V_{CPout1} = V_{CC}/2$, PLL1_CP_GAIN = 111b		400		μA	
	, , , , , , , , , , , , , , , , , , ,	PLL1_CP_GAIN = 000b		NA			
		PLL1_CP_GAIN = 001b		NA			
		$V_{CPout1} = V_{CC}/2$, PLL1_CP_GAIN = 010b		20			
		V _{CPout1} =V _{CC} /2, PLL1_CP_GAIN = 011b		80		-	
		V _{CPout1} =V _{CC} /2, PLL1_CP_GAIN = 100b		-25			
		V _{CPout1} =V _{CC} /2, PLL1_CP_GAIN = 101b		-50			
		V _{CPout1} =V _{CC} /2, PLL1_CP_GAIN = 110b		-100		μΑ	
I _{CPout1} SINK	PLL1 Charge Pump Sink Current (Note 13)	V _{CPout1} =V _{CC} /2, PLL1_CP_GAIN = 111b		-400			
	(********)	PLL1_CP_GAIN = 000b		NA			
		PLL1_CP_GAIN = 001b		NA			
		$V_{CPout1} = V_{CC}/2$, PLL1_CP_GAIN = 010b		-20		1	
		V _{CPout1} =V _{CC} /2, PLL1_CP_GAIN = 011b		-80			
I _{CPout1} %MIS	Charge Pump Sink / Source Mismatch	$V_{CPout1} = V_{CC}/2$, T = 25 °C		3	10	%	
$I_{CPout1}V_{TUNE}$	Magnitude of Charge Pump Current vs. Charge Pump Voltage Variation	0.5 V < V _{CPout1} < V _{CC} - 0.5 V T _A = 25 °C		4		%	
I _{CPout1} %TEMP	Charge Pump Current vs. Temperature Variation			4		%	
PLL1 I _{CPout1} TRI	Charge Pump TRI- STATE [®] Leakage Current	0.5 V < V _{CPout} < V _{CC} - 0.5 V			5	nA	
	PLL2 Refe	rence Input (OSCin) Specification	าร				
f _{OSCin}	PLL2 Reference Input	EN_PLL2_REF 2X = 0 (<i>Note 15</i>)			250	MHz	
	(Note 14)	EN_PLL2_REF 2X = 1			50		
SLEW _{OSCin}	PLL2 Reference Clock minimum slew rate on OSCin	20% to 80%	0.15	0.5		V/ns	
V _{ID} OSCin	Differential voltage swing		0.2		1.55	IVI	
V _{SS} OSCin	(Note 12)	AC coupled	0.4		3.1	Vpp	
V _{OSCin}	Single-ended Input Voltage for OSCin or OSCin*	AC coupled; Unused pin AC coupled to GND	0.2		2.0	Vpp	

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
	Crysta	Oscillator Mode Specifications		•		•
f _{XTAL}	Crystal Frequency Range		6		20	MHz
ESR	Crystal Effective Series Resistance	6 MHz < F _{XTAL} < 20 MHz			100	Ohms
P _{XTAL}	Crystal Power Dissipation (<i>Note 16</i>)	Vectron VXB1 crystal, 12.288 MHz, R _{ESR} < 40 Ω		200		μW
C _{IN}	Input Capacitance of LMK041xx OSCin port	-40 to +85 °C		6		pF
	PLL2 Phase De	etector and Charge Pump Specific	ations			
f _{PD}	Phase Detector Frequency				100	MHz
		$V_{CPout2} = V_{CC}/2$, PLL2_CP_GAIN = 00b		100		
{CPout} SOURCE	PLL2 Charge Pump Source Current (<i>Note 13</i>)	$V{CPout2} = V_{CC}/2$, PLL2_CP_GAIN = 01b		400		
		$V_{CPout2} = V_{CC}/2$, PLL2_CP_GAIN = 10b		1600		μΑ
		$V_{CPout2} = V_{CC}/2$, PLL2_CP_GAIN = 11b		3200		
	PLL2 Charge Pump Sink Current	$V_{CPout2} = V_{CC}/2$, PLL2_CP_GAIN = 00b		-100		
		$V_{CPout2} = V_{CC}/2$, PLL2_CP_GAIN = 01b		-400		
I _{CPout} SINK	(Note 13)	$V_{CPout2} = V_{CC}/2$, PLL2_CP_GAIN = 10b		-1600		μΑ
		$V_{CPout2} = V_{CC}/2$, PLL2_CP_GAIN = 11b		-3200		1
I _{CPout2} %MIS	Charge Pump Sink/Source Mismatch	$V_{CPout2} = V_{CC}/2$, $T_A = 25 \text{ °C}$		3	10	%
$I_{CPout2}V_{TUNE}$	Magnitude of Charge Pump Current vs. Charge Pump Voltage Variation	0.5 V < V _{CPout2} < V _{CC} - 0.5 V T _A = 25 °C		4		%
I _{CPout2} %TEMP	Charge Pump Current vs. Temperature Variation			4		%
I _{CPout2} TRI	Charge Pump Leakage	0.5 V < V _{CPout2} < V _{CC} - 0.5 V			10	nA

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	In	ternal VCO Specifications				
		LMK041x0	1185		1296	
		LMK041x1	1430		1570	1
f _{VCO}	VCO Tuning Range	LMK041x2	1600		1750	- MHz
		LMK041x3	1840		2160	1
		LMK041x0, $T_A = 25 \text{ °C}$, single- ended		3		
		LMK041x1, T _A = 25 °C, single- ended		3		
P _{VCO}	VCO Output power to a 50 Ω load driven by Fout	LMK041x2, T _A = 25 °C, single- ended		2		dBm
		LMK041x3, T _A = 25 °C, single- ended 1840 MHz		0		
		LMK041x3, T _A = 25 °C, single- ended 2160 MHz		-5		
	Fine Tuning Sensitivity	LMK041x0		7 to 9		
	(The range displayed in the	LMK041x1		8 to 11		1
K _{vco}	typical column indicates the lower sensitivity is typical at the lower	LMK041x2		9 to 14		1
	end of the tuning range, and the higher tuning sensitivity is typical at the higher end of the tuning range).	LMK041x3		14 to 26		MHz/\
ΔT _{CL}	Allowable Temperature Drift for Continuous Lock (<i>Note 19</i>)	After programming R15 for lock, no changes to output configuration are permitted to guarantee continuous lock			125	°C
(CLKout's Internal VCO Closed Lo	op Jitter Specifications using a C	Commercia	al Quality V	схо	4
	LMK041x0/	LVDS		160		1
J _{CLKout}	LMK041x1/ LMK041x2/ f _{CLKout} = 122.88 MHz Integrated RMS Jitter	LVPECL 1600 mVpp LVCMOS		150 140		fs
2 kHz–20MHz	LMK041x3	LVDS		170		1
	f _{CLKout} = 122.88 MHz	LVPECL 1600 mVpp		160		fs
	Integrated RMS Jitter	LVCMOS		150		1
	LMK041x0/	LVDS		90		
	LMK041x1/	LVPECL 1600 mVpp		80		1
J _{CLKout} .875–20MHz	LMK041x3/ f _{CLKout} = 153.6 MHz Integrated RMS Jitter	LVCMOS		75		fs

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
	Digital Inputs (CLI	KuWire, DATAuWire, LEuWire))		s		
V _{IH}	High-Level Input Voltage		1.6		V _{cc}	V	
V _{IL}	Low-Level Input Voltage				0.4	V	
I _{IH}	High-Level Input Current	$V_{IH} = V_{CC}$	-5		25	μA	
I _{IL}	Low-Level Input Current	$V_{IL} = 0$	-5.0		5.0	μA	
	Digital I	nputs (GOE, SYNC*)					
V _{IH}	High-Level Input Voltage		1.6		V _{cc}	V	
V _{IL}	Low-Level Input Voltage				0.4	V	
I _{IH}	High-Level Input Current	$V_{IH} = V_{CC}$	-5.0		5.0	μA	
I _{IL}	Low-Level Input Current	V _{IL} = 0	-40.0		5.0	μA	
	Digital Out	puts (CLKinX_LOS, LD)					
V _{OH}	High-Level Output Voltage	I _{OH} = -500 μA	V _{CC} - 0.4			V	
V _{OL}	Low-Level Output Voltage	I _{OL} = 500 μA			0.4	V	
	Default Power On	Reset Clock Output Frequency	/				
		CLKout2, LM041x0		50		MHz	
f _{CLKout-startup}	Default output clock frequency	CLKout2, LM041x1		62			
CLKout-startup	at device power on	CLKout2, LM041x2		68			
		CLKout2, LM041x3		81			
	LVDS Clo	ck Outputs (CLKoutX)	r r		1		
f _{CLKout}	Maximum Frequency	R _L = 100 Ω	1080			MH	
Т _{SKEW}	CLKoutX to CLKoutY	LVDS-LVDS, T = 25 °C,			30	ps	
	(Note 21)	$F_{CLK} = 800 \text{ MHz}, \text{ R}_{L} = 100 \Omega$				- P0	
V _{OD}	Differential Output Voltage		250	350	450	lmV	
V _{SS}	(Note 12)	R = 100 Ω differential	500	700	900	mVp	
ΔV_{OD}	Change in Magnitude of V _{OD} for complementary output states	termination, AC coupled to receiver input, F _{CLK} = 800 MHz,	-50		50	mV	
V _{OS}	Output Offset Voltage	T = 25 °C	1.125	1.25	1.375	V	
ΔV _{OS}	Change in V _{OS} for complementary output states				35	lmV	
I _{SA} I _{SB}	Output short circuit current - single ended	Single-ended output shorted to GND, T = 25 °C	-24		24	mA	
I _{SAB}	Output short circuit current - differential	Complimentary outputs tied together	-12		12	mA	

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	LVPECL Clock	Outputs (CLKoutX) (Note 22)				
f _{CLKout}	Maximum Frequency		1080			MHz
T _{SKEW}	$\begin{array}{c} LVPECL-to-LVPECL, \\ T = 25 \ ^{\circ}C, \ F_{CLK} = 800 \ \text{MHz}, \\ \text{(Note 21)} \\ \end{array}$			40	ps	
V _{OH}	Output High Voltage	5 400 MIL 7 05 00		V _{CC} - 0.93		v
V _{OL}	Output Low Voltage	$F_{CLK} = 100 \text{ MHz}, T = 25 \text{ °C}$ Termination = 50 Ω to		V _{CC} - 1.82		v
V _{OD}	Output Voltage	V _{CC} - 2 V	660	890	965	lmVl
V _{SS}	(Note 12)		1320	1780	1930	mVpp
	2VPECL CI	ock Outputs (CLKoutX)	••			
f _{CLKout}	Maximum Frequency		1080			MHz
T _{SKEW}	CLKoutX to CLKoutY (<i>Note 21</i>)	2VPECL-2VPECL, T=25 °C, F_{CLK} = 800 MHz, each output terminated with 120 Ω to GND.			40	ps
V _{OH}	Output High Voltage			V _{CC} - 0.95		v
V _{OL}	Output Low Voltage	$F_{CLK} = 100 \text{ MHz}, T = 25 \text{ °C}$ Termination = 50 Ω to		V _{CC} - 1.98		v
V _{OD}			800	1030	1200	lmVl
V _{SS}			1600	2060	2400	mVpp
	LVCMOS C	lock Outputs (CLKoutX)				
f _{CLKout}	Maximum Frequency	5 pF Load	250			MHz
V _{OH}	Output High Voltage	1 mA Load	V _{CC} - 0.1			V
V _{OL}	Output Low Voltage	1 mA Load			0.1	V
I _{ОН}	Output High Current (Source)	$V_{CC} = 3.3 \text{ V}, \text{ V}_{O} = 1.65 \text{ V}$		28		mA
I _{OL}	Output Low Current (Sink)	$V_{CC} = 3.3 \text{ V}, \text{ V}_{O} = 1.65 \text{ V}$		28		mA
T _{SKEW}	Skew between any two LVCMOS outputs, same channel or different channel	$R_L = 50 \Omega, C_L = 10 pF,$ T = 25 °C, $F_{CLK} = 100 MHz.$ (<i>Note 21</i>)			100	ps
DUTY _{CLK}	Output Duty Cycle	V _{CC} /2 to V _{CC} /2, F _{CLK} = 100 MHz, T = 25 °C (<i>Note 23</i>)	45	50	55	%
T _R	Output Rise Time	20% to 80%, RL = 50 Ω, CL = 5 pF		400		ps
Τ _F	Output Fall Time	80% to 20%, RL = 50 Ω , CL = 5 pF		400		ps
	Mix	red Clock Skew	·			•
	LVPECL to LVDS skew	Same device, T = 25 °C, 250 MHz		-230		ps
T _{SKEW} ChanX - ChanY	LVDS to LVCMOS skew	Same device, T = 25 °C, 250 MHz		770		ps
	LVCMOS to LVPECL skew	Same device, T = 25 °C, 250 MHz		-540		ps

Symbol	Parameter	Conditions	Min	Тур	Max	Units					
Microwire Interface Timing											
T _{CS}	Data to Clock Setup Time	See MICROWIRE Input Timing	25			ns					
Т _{СН}	Data to Clock Hold Time	See MICROWIRE Input Timing	8			ns					
Т _{СWH}	Clock Pulse Width High	See MICROWIRE Input Timing	25			ns					
T _{CWL}	Clock Pulse Width Low	See MICROWIRE Input Timing	25			ns					
T _{ES}	Clock to Latch Enable Setup Time	See MICROWIRE Input Timing	25			ns					
T _{CES}	Enable to Clock Setup	See MICROWIRE Input Timing	25			ns					
T _{EW}	Load Enable Pulse Width	See MICROWIRE Input Timing	25			ns					

Note 8: Load conditions for output clocks: LVPECL: 50 Ω to V_{CC}-2 V. 2VPECL: 50 Ω to V_{CC}-2.36 V. LVDS: 100 Ω differential. LVCMOS: 10 pF.

Note 9: Additional test conditions for I_{CC} limits: CLKoutX_DIV = 510, PLL1 and PLL2 locked. (See *Table 33* for more information)

Note 10: CLKin0 and CLKin1 maximum of 400 MHz is guaranteed by characterization, production tested at 200 MHz.

Note 11: In order to meet the jitter performance listed in the subsequent sections of this data sheet, the minimum recommended slew rate for all input clocks is 0.5 V/ns. This is especially true for single-ended clocks. Phase noise performance will begin to degrade as the clock input slew rate is reduced. However, the device will function at slew rates down to the minimum listed. When compared to single-ended clocks, differential clocks (LVDS, LVPECL) will be less susceptible to degradation in phase noise performance at lower slew rates due to their common mode noise rejection. However, it is also recommended to use the highest possible slew rate for differential clocks to achieve optimal phase noise performance at the device outputs.

Note 12: See Section 13.0 Differential Voltage Measurement Terminology (Note 24) for definition of VID and VOD voltages.

Note 13: This parameter is programmable

Note 14: FOSCin maximum frequency guaranteed by characterization. Production tested at 200 MHz.

Note 15: The EN_PLL2_REF2X bit (Register 13) enables/disables a frequency doubler mode for the PLL2 OSCin path.

Note 16: See Application Section discussion of Crystal Power Dissipation.

Note 17: A specification in modeling PLL in-band phase noise is the 1/f flicker noise, $L_{PLL_flicker}(f)$, which is dominant close to the carrier. Flicker noise has a 10 dB/decade slope. PN10kHz is normalized to a 10 kHz offset and a 1 GHz carrier frequency. PN10kHz = $L_{PLL_flicker}(10 \text{ kHz}) - 20\log(\text{Fout / 1 GHz})$, where $L_{PLL_flicker}(f)$ is the single side band phase noise of only the flicker noise's contribution to total noise, L(f). To measure $L_{PLL_flicker}(f)$ it is important to be on the 10 dB/decade slope close to the carrier. A high compare frequency and a clean crystal are important to isolating this noise source from the total phase noise, L(f). $L_{PLL_flicker}(f)$ can be masked by the reference oscillator performance if a low power or noisy source is used. The total PLL inband phase noise performance is the sum of $L_{PLL_flicker}(f)$ and $L_{PLL_flick}(f)$.

Note 18: A specification modeling PLL in-band phase noise. The normalized phase noise contribution of the PLL, $L_{PLL_flat}(f)$, is defined as: PN1HZ= $L_{PLL_flat}(f)$ is the single side band phase noise measured at an offset frequency, f, in a 1 Hz bandwidth and f_{COMP} is the phase detector frequency of the synthesizer. $L_{PLL_flat}(f)$ contributes to the total noise, L(f).

Note 19: Maximum Allowable Temperature Drift for Continuous Lock is how far the temperature can drift in either direction from the value it was at the time that the R0 register was last programmed, and still have the part stay in lock. The action of programming the R0 register, even to the same value, activates a frequency calibration routine. This implies the part will work over the entire frequency range, but if the temperature drifts more than the maximum allowable drift for continuous lock, then it will be necessary to reload the R0 register to ensure it stays in lock. Regardless of what temperature the part was initially programmed at, the temperature can never drift outside the frequency range of -40 °C to 85 °C without violating specifications.

Note 20: For LMK041x1, F_{VC0} = 1474.56 MHz. A 122.88 MHz VCXO Crystek CVHD-950-122.88 drives the OSCin input of PLL2.

Note 21: Equal loading and identical channel configuration on each channel is required for specification to be valid.


Note 22: LVPECL/2VPECL is programmable for all NSIDs.

Note 23: Guaranteed by characterization.

11.0 Serial Data Timing Diagram MSB LSB D26 D25 D24 D0 DATAuWire D27 D23 A3 Α2 Α1 ΑŊ CLKuWire tes toes tcw LEuWire tew 30156203

Register programming information on the DATAuWire pin is clocked into a shift register on each rising edge of the CLKuWire signal. On the rising edge of the LEuWire signal, the register is sent from the shift register to the register addressed. A slew rate of at least 30 V/µs is recommended for these signals. After programming is complete the CLKuWire, DATAuWire, and LEuWire signals should be returned to a low state. If the CLKuWire or DATAuWire lines are toggled while the VCO is in lock, as is sometimes the case when these lines are shared with other parts, the phase noise may be degraded during this programming.





12.1 CHARGE PUMP OUTPUT CURRENT MAGNITUDE VARIATION VS. CHARGE PUMP OUTPUT VOLTAGE

$$I_{CPout} V_{s} V_{CPout} = \frac{||1| - ||3|}{||1| + ||3|} \times 100\%$$
$$= \frac{||4| - ||6|}{||4| + ||6|} \times 100\%$$

12.2 CHARGE PUMP SINK CURRENT VS. CHARGE PUMP OUTPUT SOURCE CURRENT MISMATCH

 I_{CPout} Sink Vs I_{CPout} Source = $\frac{||2| - ||5|}{||2| + ||5|} \times 100\%$

12.3 CHARGE PUMP OUTPUT CURRENT MAGNITUDE VARIATION VS. TEMPERATURE

$$I_{CPout} Vs T_{A} = \frac{|I_{2}| |_{T_{A}} - |I_{2}| |_{T_{A} = 25^{\circ}C}}{|I_{2}| |_{T_{A} = 25^{\circ}C}} \times 100\%$$

$$= \frac{|I_5||_{T_A} - |I_5||_{T_A = 25^{\circ}C}}{|I_5||_{T_A = 25^{\circ}C}} \times 100\%$$

30156234

13.0 Differential Voltage Measurement Terminology (Note 24)

The differential voltage of a differential signal can be described by two different definitions causing confusion when reading datasheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.


The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically V_{ID} or V_{OD} depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is V_{SS} and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground, it only exists in reference to its differential pair. V_{SS} can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of V_{OD} as described in the first description.


Figure 11 illustrates the two different definitions side-by-side for inputs and Figure 12 illustrates the two different definitions side-by-side for outputs. The V_{ID} and V_{OD} definitions show V_A and V_B DC levels that the non-inverting and inverting signals toggle between with respect to ground. V_{SS} input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and

below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

 V_{ID} and V_{OD} are often defined as volts (V) and V_{SS} is often defined as volts peak-to-peak (V_{PP}).



30156275 Two Different Definitions for Differential Input Signals




Two Different Definitions for Differential Output Signals


Note 24: Refer to application note AN-912 Common Data Transmission Parameters and their Definitions for more information.

14.0 Typical Performance Characteristics

14.1 CLOCK OUTPUT AC CHARACTERISTICS




LVPECL V_{OD} vs. Frequency



30156244





15.0 Features

15.1 SYSTEM ARCHITECTURE

The cascaded PLL architecture of the LMK041xx was chosen to provide the lowest jitter performance over the widest range of output frequencies and phase noise offset frequencies. The first stage PLL (PLL1) is used in conjunction with an external reference clock and an external VCXO to provide a frequency accurate, low phase noise reference clock for the second stage frequency multiplication PLL (PLL2). PLL1 typically uses a narrow loop bandwidth (10 Hz to 200 Hz) to retain the frequency accuracy of the reference clock input signal while at the same time suppressing the higher offset frequency phase noise that the reference clock may have accumulated along its path or from other circuits. The "cleaned" reference clock frequency accuracy is combined with the low phase noise of an external VCXO to provide the reference input to PLL2. The low phase noise reference provided to PLL2 allows it to use wider loop bandwidths (50 kHz to 200 kHz). The chosen loop bandwidth for PLL2 should take best advantage of the superior high offset frequency phase noise profile of the internal VCO and the good low offset frequency phase noise of the reference VCXO for PLL2. Low jitter is achieved by allowing the external VCXO's phase noise to dominate the final output phase noise at low offset frequencies and the internal VCO's phase noise to dominate the final output phase noise at high offset frequencies. This results in best overall phase noise and jitter performance.

15.2 REDUNDANT REFERENCE INPUTS (CLKin0/ CLKin0*, CLKin1/CLKin1*)

The LMK041xx has two LVDS/LVPECL/LVCMOS compatible reference clock inputs for PLL1, CLKin0 and CLKin1. The selection of the preferred input may be fixed to either CLKin0 or CLKin1, or may be configured to employ one of two automatic switching modes when redundant clock signals are present. The PLL1 reference clock input buffers may also be individually configured as either a CMOS buffered input or a bipolar buffered input.

15.3 PLL1 CLKinX (X=0,1) LOSS OF SIGNAL (LOS)

When either of the two auto-switching modes is selected for the reference clock input mode, the signal status of the selected reference clock input is indicated by the state of the CLKinX_LOS (loss-of-signal) output. These outputs may be configured as either CMOS (active HIGH on loss-of-signal), NMOS open-drain or PMOS open-drain. If PLL1 was originally locked and then both reference clocks go away, then the frequency accuracy of the LMK04100 device will be set by the absolute tuning range of the VCXO used on PLL1. The absolute tuning range of the VCXO can be determined by multiplying its' tuning constant by the charge pump voltage.

15.4 INTEGRATED LOOP FILTER POLES

The LMK041xx features programmable 3rd and 4th order loop filter poles for PLL2. When enabled, internal resistors and capacitor values may be selected from a fixed range of values to achieve either 3rd or 4th order loop filter response. These programmable components compliment external components mounted near the chip.

15.5 CLOCK DISTRIBUTION

The LMK041xx features a clock distribution block with a minimum of five outputs that are a mixture of LVPECL, 2VPECL, LVDS, and LVCMOS. The exact combination is determined by the part number. The 2VPECL is a National Semiconductor proprietary configuration that produces a 2 Vpp differential swing for compatibility with many data converters. More than five outputs may be available for device versions that offer dual LVCMOS outputs.


15.6 CLKout DIVIDE (CLKoutX_DIV, X = 0 to 4)


Each individual clock distribution channel includes a channel divider. The range of divide values is 2 to 510, in steps of 2. "Bypass" mode operates as a divide-by-1.

15.7 GLOBAL CLOCK OUTPUT SYNCHRONIZATION (SYNC*)

The SYNC* input is used to synchronize the active clock outputs. When SYNC* is held in a logic low state, the outputs are also held in a logic low state. When SYNC* goes high, the clock outputs are activated and will transition to a high state simultaneously with one another.

SYNC* must be held low for greater than one clock cycle of the Clock Distribution Path. After this low event has been registered, the outputs will not reflect the low state for four more cycles. Similarly after SYNC* becomes high, the outputs will simultaneously transition high after four Clock Distribution Path cycles have passed. See *Figure 1* for further detail.





15.8 GLOBAL OUTPUT ENABLE AND LOCK DETECT

Each Clock Output Channel may be either enabled or put into a high impedance state via the Clock Output Enable control bit (one for each channel). Each output enable control bit is gated with the Global Output Enable input pin (GOE). The GOE pin provides an internal pull-up so that if it is un-terminated externally, then the clock output states are determined by the Clock Channel Output Enable Register bits. All clock outputs can be disabled simultaneously if the GOE pin is pulled low by an external signal.

TABLE	4.	Clock	Output	Control
IADEE	-	Olock	Output	001101

CLKoutX _EN bit	EN_CLKout _Global bit	GOE pin	CLKoutX Output State							
1	1	Low	Low							
Don't care	0	Don't care	Off							
0	Don't care	Don't care	Off							
1	1	High / No Connect	Enabled							

The Lock Detect (LD) signal can be connected to the GOE pin in which case all outputs are disabled automatically if the synthesizer is not locked. See *Section 17.3.2 EN_CLKoutX: Clock Channel Output Enable* and also *Section 18.1 SYS-TEM LEVEL DIAGRAM* for actual implementation details.

The Lock Detect (LD) pin can be programmed to output a 'High' when both PLL1 and PLL2 are locked, or only when PLL1 is locked or only when PLL2 is locked.

16.0 Functional Description

16.1 ARCHITECTURAL OVERVIEW

The LMK041xx chip consists of two high performance synthesizer blocks (Phase Locked Loop, internal VCO/VCO Divider, and loop filter), source selection, distribution system, and independent clock output channels.

The Phase Frequency Detector in PLL1 compares the divided (R Divider 1) system clock signal from the selected CLKinX and CLKinX* input with the divided (N Divider 1) output of the external VCXO attached to the PLL2 OSCin port. The external loop filter for PLL1 should be narrow to provide an clean reference clock from the external VCXO to the OSCin/OSCin* pins for PLL2.

The Phase Frequency Detector in PLL2 then compares the divided (R Divider 2) reference signal from the PLL2 OSCin port with the divided (N Divider 2 and VCO Divider) output of the internal VCO. The bandwidth of the external loop filter for PLL2 should be designed to be wide enough to take advantage of the low in-band phase noise of PLL2 and the low high offset phase noise of the internal VCO. The VCO output is passed through a common VCO divider block and placed on a distribution path for the clock distribution section. It is also routed to the PLL2_N counter. Each clock output channel allows the user to select a path with a programmable divider block, a phase synchronization circuit, and LVDS/LVPECL/2VPECL/LVCMOS compatible output buffers.

16.2 PHASE DETECTOR 1 (PD1)

Phase Detector 1 in PLL1 (PD1) can operate up to 40 MHz. Since a narrow loop bandwidth should be used for PLL1, the need to operate at high phase detector rate to lower the inband phase noise becomes unnecessary.

16.3 PHASE DETECTOR 2 (PD2)

Phase Detector 2 in PLL2 (PD2) supports a maximum comparison rate of 100 MHz, though the actual maximum frequency at the input port (PLL2 OSCin/OSCin*) is 250 MHz. Operating at highest possible phase detector rate will ensure low in-band phase noise for PLL2 which in turn produces lower total jitter, as the in-band phase noise from the reference input and PLL are proportional to N².

16.4 PLL2 FREQUENCY DOUBLER

The PLL2 reference input at the OSCin port may be optionally routed through a frequency doubler function rather than through the PLL2_R counter. The maximum phase comparison frequency of the PLL2 phase detector is 100 MHz, so the input to the frequency doubler is limited to a maximum of 50 MHz. The frequency doubler feature allows the phase comparison frequency to be increased when a relative low frequency oscillator is driving the OSCin port. By doubling the PLL2 phase comparison frequency, the in-band PLL2 noise is reduced by about 3 dB.

16.5 INPUTS / OUTPUTS

16.5.1 PLL1 Reference Inputs (CLKin0 / CLKin0*, CLKin1 / CLKin1*)

The reference clock inputs for PLL1 may be selected from either CLKin0 and CLKin1. The user has the capability to manually select one of the two inputs or to configure an automatic switching mode operation. A detailed description of this function is described in the uWire programming section of this data sheet.

16.5.2 PLL2 OSCin / OSCin* Port

The feedback from the external oscillator being locked with PLL1 is injected to the PLL2 OSCin/OSCin* pins. This input may be driven with either an AC coupled single-ended or AC coupled differential signal. If operated in single ended mode, the unused input should be tied to GND with a 0.1 μ F capacitor. Internal to the chip, this signal is routed to the PLL1_N Counter and to the reference input for PLL2. The internal circuitry of the OSCin port also supports the optional implementation of a crystal based oscillator circuit. A crystal, varactor diode and a small number of other external components may be used to implement the oscillator. The internal oscillator circuit is enabled by setting the EN_PLL2_XTAL bit.

16.5.3 CPout1 / CPout2

The CPout1 pin provides the charge pump current output to drive the loop filter for PLL1. This loop filter should be configured so that the total loop bandwidth for PLL1 is less than 200 Hz. When combined with an external oscillator that has low phase noise at offsets close to the carrier, PLL1 generates a reference for PLL2 that is frequency locked to the PLL1 reference clock but has the phase noise performance of the oscillator. The CPout2 pin provides the charge pump current output to drive the loop filter for PLL2. This loop filter should be configured so that the total loop bandwidth for PLL2 is in the range of 50 kHz to 200 kHz. See the section on uWire device control for a description of the charge pump current gain control.

16.5.4 Fout

The buffered output of the internal VCO is available at the Fout pin. This is a single-ended output (sinusoid). Each time the PLL2_N counter value is updated via the uWire interface, an internal algorithm is triggered that optimizes the VCO performance.

16.5.5 Digital Lock Detect 1 Bypass

The VCO coarse tuning algorithm requires a stable OSCin clock (reference clock to PLL2) to frequency calibrate the internal VCO correctly. In order to ensure a stable OSCin clock, the first PLL must achieve lock status. A digital lock detect is used in PLL1 to monitor its lock status. After lock is achieved by PLL1, the coarse tuning circuitry is enabled and frequency calibration for the internal VCO begins.


The (DLD_BYP) pin is provided to allow an external bypass cap to be connected to the digital lock detect 1. This capacitor will eliminate potential glitches at initial startup of PLL1 due to unknown phase relationships between the Ncntr1 and Rcntr1.

16.5.6 Bias

Proper bypassing of this pin by a 1 μ F capacitor connected to V_{CC} is important for low noise performance.

17.0 General Programming Information

LMK041xx devices are programmed using several 32-bit registers. Each register consists of a 4-bit address field and 28bit data field. The address field is formed by bits 0 through 3 (LSBs) and the data field is formed by bits 4 through 31 (MS-Bs). The contents of each register are clocked in MSB first (bit 31), and the LSB (bit 0) last. During programming, the LE signal should be held LOW. The serial data is clocked in on the rising edge of the CLK signal. After the LSB (bit 0) is clocked in the LE signal should be toggled LOW-to-HIGH-to-LOW to latch the contents into the register selected in the address field. Registers R0-R4, R7, and R8-R15 must be programmed in order to achieve proper device operation. *Figure 2* illustrates the serial data timing sequence.





To achieve proper frequency calibration, the OSCin port must be driven with a valid signal before programming Register 15. Changes to PLL2_R Counter or the OSCin port signal require Register 15 to be reloaded in order to activate the frequency calibration process.

17.1 RECOMMENDED PROGRAMMING SEQUENCE

The recommended programming sequence involves programming R7 with the reset bit set to 1 (Reg. 7, bit 4) to ensure the device is in a default state. If R7 is programmed again, the reset bit should be set to 0. Registers are programmed in order with R15 being the last register programmed. An example programming sequence is shown below:

- Program R7 with the RESET bit = 1 (b4 = 1). This ensures that the device is configured with default settings. When RESET = 1, all other R7 bits are ignored.
 If R7 is programmed again during the initial configuration of the device, the RESET bit should be cleared (b4 = 0)
- Program R0 through R4 as necessary to configure the clock outputs as desired. These registers configure clock

channel functions such as the channel multiplexer output selection, divide value, and enable/disable bit.

- Program R5 and R6 with the default values shown in the register map on the following pages.
- Program R7 with RESET = 0.
- Program R8 through R10 with the default values shown in the register map on the following pages.
- Program R11 to configure the reference clock inputs (CLKin0 and CLKin1).
 type, LOS timeout, LOS type, and mode (manual or autoswitching)
- Program R12 to configure PLL1.
 Charge pump gain, polarity, R counter and N counter
- Program R13 through R15 to configure PLL2 parameters, crystal mode options, and certain globally asserted functions.

The following table provides the register map for device programming:

	0	AO	0		o		0
	-	A1	o	0	.	-	0
	2	A2	0	0	o	0	-
	3	A3	0	0	o	0	0
	4		0	0	0	0	0
	5	2	0	0	0	0	0
	9		o	o	o	o	o
	7		0	0	0	0	0
	8						
	6		[[5	[
	1 0		CLKout0_DIV [7:0]	CLKout1_DIV [7:0]	CLKout2_DIV [7:0]	CLKout3_DIV [7:0]	CLKout4_DIV [7:0]
			NIC	DIV	NIQ	DIV	
	1 2		uto	nt1	ut2	ut3_	ut4
	1 3		LKo	LKo	LKo	LK0	LKo
	1 4		ō	ō	ō	ō	ō
	1 5						
Register Map	16		EN_CLKout0	EN_CLKout1	EN_CLKout2	EN_CLKout3	EN_CLKout4
iste	~	_		- [0			G
Regi	18 17	Data [31:4]	CLKout0_ MUX CLKout1_ MUX [1:0]		CLKout2_ MUX [1:0]	CLKout3_ MUX [1:0]	CLKout4_ MUX [1:0]
	19		0				0
	20		0	CLKout1A_STATE [1:0]	CLKout2A_STATE [1:0]	CLKout3A_STATE [1:0]	0
	21		0				0
	22		0	CLKout1B_STATE [1:0]	CLKout2B_STATE [1:0]	CLKout3B_STATE [1:0]	0
	23		CLKout0_PECL_LVL	CLKout1_PECL_LVL	CLKout2_PECL_LVL	CLKout3_PECL_LVL	CLKout4_PECL _LVL
	24		-	-	-	-	-
	25		0	0	0	0	0
	26		0	0	0	0	0
	27		0	0	0	0	0
	28		0	0	0	0	0
	29		0	0	0	0	0
	30		o	0	0	0	0
	31		0	0	0	0	0
	Register		RO	В1	R	R3	R4

0	-	0		0	-	0	-	0		0	-	
-	0	-	-	0	0	.		0	0	-		
7	-	-	-	0	0	0	0		-	-	-	
e	0	0	0	-	-			-	-	-	-	
4	0	÷	RESET	0	0	0						
2	0	٢	0	0	0	0	CLKin_SEL [1:0]					
9	0	1	0	0	0	0	LOS_TYPE [1:0]	PLL1_N Counter [11:0]	PLL2_C3_C4_LF [3:0]	PLL2_R Counter [11:0]		
7	0	0	0	0	0	0		Iter [
œ	0	0	0	0	0	0		noo		Cour		
6	0	0	0	0	-	0	LOS_TIMEOUT [1:0]	z	PLL2_R3_LF [2:0]	۲ ۳		
1 0	0	0	0	0	0	0	CLKin0_BUFTYPE				[0:	
	0	0	0	0	-	0	CLKin1_BUFTYPE	<u>د</u>			·[17	
5 1	0	0	0	0	0	0	0		PLL2_R4_LF [2:0]		PLL2_N Counter [17:0]	
3 1	0	0	0	0	-	0	0				Cou	
- 4	0	0	0	0	0	0	0		PLL1 CP TRI-STATE		z	
5 1	0	0	0	0	0	0	0		PLL2 CP TRI-STATE		LL2	
16	0	0	0	0	0	o	-		EN_PLL2_REF2X			
17	0	0	0	0	-	0	0		POWER DOWN, default = 0	MUX [4:0]		
18	0	0	0	0	0	0		r [11:0]	EN_CLKout_Global, default=1	PLL_1		
19	0	0	0	0	0	0	0		PLL1_R Counter [11:0]	0		
20	0	0	0	0	0	-	0			EN_Fout		
21	0	0	0	0	-	0		unte	EN_PLL2_XTAL			
22	0	0	0	0	0	-	-	CO B	0			
23	0	0	0	0	-	0	ο	PLL1_	o	2:0]	VCO_DIV [3:0]	
24	0	0	0	0	0	-	o		o	REQ [CO_E	
25	0	0	0	0	0	0	0		-	OSCin_FREQ [7:0]	>	
26	0	0	0	0	0	0	0		0	OSC	PLL2_CP _GAIN [1:0]	
27	0	Ļ	0	0	0	0	0	<u> </u>	-		PLL	
28	0	0	0	0	0	0	0	GAI	0		-	
29	0	0	0	0	0	RC_DLD1_Start	0	PLL1_CP_GAI N [2:0]	0	0	0	
30	0	0	0	0	0	0	0		0	0	0	
31	0	0	0	0	0	0	0	PLL1_CP_POL	0	0	0	
Register	5	R6	R7	R8	В9	R10	R11	R12	R13	R14	R15	

17.2 DEFAULT DEVICE REGISTER SETTINGS AFTER POWER ON/RESET

Table 5 illustrates the default register settings programmed in silicon for the LMK041xx after power on or asserting the reset bit.

Field Name	Default Value (decimal)	Default State	Field Description	Register	Bit Location (MSB:LSB)
CLKoutX_PECL_LVL	0	2VPECL disabled	This bit sets LVPECL clock level. Valid when the clock channel is configured as LVPECL/2VPECL; otherwise, not relevant.	R0 to R4	23
CLKoutXB_STATE	0	Inverted	This field sets the state of output B of an LVCMOS Clock channel.	R1 to R3	22:21
CLKoutXA_STATE	1	Non-Inverted	This field sets the state of output A of an LVCMOS Clock channel.	R1 to R3	20:19
EN_CLKoutX	0	OFF	Clock Channel enable bit. Note: The state of CLKout2 is ON by default.	R0 to R4	16
Reserved Registers		(Note 26)	(Note 26)	R5,R6,R8 R9,R10	NA
RC_DLD1_Start	1	Enabled	Forces the VCO tuning algorithm state machine to wait until PLL1 is locked.	R10	29
CLKin1_BUFTYPE	1	MOS mode	CLKin1 Input Buffer Type	R11	11
CLKin0_BUFTYPE	1	MOS mode	CLKin0 Input Buffer Type	R11	10
LOS_TIMEOUT	1	3 MHz (min.)	Selects Lower Reference Clock input frequency for LOS Detection.	R11	9:8
LOS_TYPE	3	CMOS	Selects LOS output type (Note 27)	R11	7:6
CLKin_SEL	0	CLKin0	Selects Reference Clock source	R11	5:4
PLL1 CP Polarity	1	Positive polarity	Selects the charge pump output polarity, i.e., the tuning slope of the external VCXO	R12	31
PLL1_CP_GAIN	6	100 µA	Sets the PLL1 Charge Pump Gain	R12	30:28
PLL1_R Counter	1	Divide = 1	Sets divide value for PLL1_R Counter		27:16
PLL1_N Counter	1	Divide = 1	Sets divide value for PLL1_N Counter	R12	15:4
EN_PLL2_REF2X	0	Disabled	Enables or disables the OSCin frequency doubler path for the PLL2 reference input	R13	16
EN_PLL2_XTAL	0	OFF	Enables or Disables internal circuits that support an external crystal driving the OSCin pins	R13	21
EN_Fout	0	OFF	Enables or disables the VCO output buffer	R13	20
CLK Global Enable	1	Enabled	Global enable or disable for output clocks	R13	18
POWER DOWN	0	Disabled (device is active)	Device power down control	R13	17
PLL2 CP TRI-STATE	0	TRI-STATE disabled	Enables or disables TRI-STATE for PLL2 Charge Pump	R13	15
PLL1 CP TRI-STATE	0	TRI-STATE disabled	Enables or disables TRI-STATE for PLL1 Charge Pump	R13	14
OSCin_FREQ	OSCin_FREQ 200		Source frequency driving OSCin port	R14	28:21
PLL_MUX	31	Reserved	Selects output routed to LD pin	R14	20:16
PLL2_R Counter	1	Divide = 1	Sets Divide value for PLL2_R Counter	R14	15:4
PLL2_CP_GAIN	PLL2_CP_GAIN 2		Sets PLL2 Charge Pump Gain	R15	27:26
VCO_DIV	2	1600 μA Divide = 2	Sets divide value for VCO output divider	R15	25:22
PLL2_N Counter	1	Divide = 1	Sets PLL2_N Counter value	R15	21:4

TABLE 5. Default Device Register Settings after Power On/Reset

Note 26: These registers are reserved. The Power On/Reset values for these registers are shown in the register map and should not be changed during programming.

Note 27: If the CLKin_SEL value is set to either [0,0] or [0,1], the LOS_TYPE field should be set to [0,0].

17.3 REGISTER R0 TO R4

Registers R0 through R4 control the five clock outputs. Register R0 controls CLKout0, Register R1 controls CLKout1, and so on. Aside from this, the functions of the bits in these registers are identical. The X in CLKoutX_MUX, CLKoutX_DIV, and CLKoutX_EN denote the actual clock output which may be from 0 to 4.

17.3.1 CLKoutX_DIV: Clock Channel Divide Registers

Each of the five clock output channels (0 though 4) has a dedicated 8-bit divider followed by a fixed divide by 2 that is used to generate even integer related versions of the distribution path clock frequency (VCO Divider output). If the VCO Divider value is even then the Channel Divider may be by-passed (See CLK Output Mux), giving an effective divisor of 1 while preserving a 50% duty cycle output waveform.

	CLKoutX_DIV [7:0] Total Divide Value							
		CLK	outX	Total Divide Value				
b7	b6	b5	b4	b3	b2	b1	b0	
0	0	0	0	0	0	0	0	invalid
0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	1	0	4
0	0	0	0	0	0	1	1	6
0	0	0	0	0	1	0	0	8
0	0	0	0	0	1	0	1	10
-	-	-	-		-	-	-	-
1	1	1	1	1	1	1	1	510

17.3.2 EN_CLKoutX: Clock Channel Output Enable

Each Clock Output Channel may be either enabled or disabled via the Clock Output Enable control bits. Each output enable control bit is gated with the Global Output Enable input pin (GOE) and Global Output Enable bit (EN_CLKout_Global). The GOE pin provides an internal pull-up so that if it is unterminated externally, the clock output states are determined by the Clock Output Enable Register bits. All clock outputs can be set to the low state simultaneously if the GOE pin is pulled low by an external signal. If EN_CLKout_Global is programmed to 0 all outputs are turned off. If both GOE and EN_CLKout_Global are low the clock outputs are turned off.

TABLE 7. EN_CLKoutX: Clock Channel Output Enable Control Bits

BIT NAME	BIT = 1	BIT = 0	DEFAULT
EN_CLKout0	ON	OFF	OFF
EN_CLKout1	ON	OFF	OFF
EN_CLKout2	ON	OFF	ON
EN_CLKout3	ON	OFF	OFF
EN_CLKout4	ON	OFF	OFF
EN_CLKout_	According to	All	-
Global	individual	EN_CLKout	
	channel	X = OFF	
	settings		

Note the default state of CLKout2 is ON after power on or RESET assertion. The nominal frequency is 62 MHz (LMK041x1) or 81 MHz (LMK041x3). This is based on a channel divide value of 12 and default VCO_DIV value of 2. If an active CLKout2 at power on is inappropriate for the user's application, the following method can be employed to shut off CLKout2 during system initialization:

 When the device is powered on, holding the GOE pin LOW will disable all clock outputs. The device can be programmed while the GOE is held LOW. The state of CLKout2 can be altered during device programming according to the user's specific application needs. After device configuration is complete, the GOE pin should be set HIGH to enable the active clock channels.

17.3.3 CLKoutX/CLKoutX* LVCMOS Mode Control

For clock outputs that are configured as LVCMOS, the LVC-MOS CLKoutX/CLKoutX* outputs can be independently configured by uWire CLKoutXA_STATE and CLKoutXB_STATE bits. The following choices are available for LVCMOS outputs:

TABLE 8. CLKoutXA_STATE, CLKoutXB_STATE Control Bits for LVCMOS Modes

CLKoutX	A_STATE	CLKoutX	LVCMOS Modes	
b1	b0	b1	b0	
0	0	0	0	Inverted
0	1	0	1	Normal
1	0	1	0	Low
1	1	1	1	TRI-
				STATE

17.3.4 CLKoutX/CLKoutX* LVPECL Mode Control

Clock outputs designated as LVPECL can be configured in one of two possible output levels. The default mode is the common LVPECL swing of 800 mVp-p single-ended (1.6 Vpp differential). A second mode, 2VPECL, can be enabled in which the swing is increased to 1000 mVp-p single-ended (2 Vp-p differential).

TABLE 9. LVPECL Output Format Control

CLKoutX_PECL_LVL	Output Format
0	LVPECL (800 mVpp)
1	2VPECL (1000 mVpp)

17.3.5 CLKoutX_MUX: Clock Output Mux

The output of each CLKoutX channel pair is controlled by its' channel multiplexer (mux). The mux can select between several signals: bypassed, divided only.

TABLE 10. CLKoutX_MUX: Clock Channel Multiplexer Control Bits

CLKout_MUX	Clock Mode	
0	Bypassed	
1	Divided	

17.4 REGISTERS 5, 6

These registers are reserved. These register values should not be modified from the values shown in the register map.

17.5 REGISTER 7

17.5.1 RESET bit

This bit is only in register R7. The use of this bit is optional and it should be set to '0' if not used. Setting this bit to a '1' forces all registers to their power on reset condition and therefore automatically clears this bit.

17.6 REGISTERS 8, 9

These registers are reserved. These register values should not be modified from the values shown in the register map.

17.7 REGISTER 10

17.7.1 RC_DLD1_Start: PLL1 Digital Lock Detect Run Control bit

This bit is used to control the state machine for the PLL2 VCO tuning algorithm. The following table describes the function of this bit.

RC_DLD	Description				
1_Start					
1	The PLL2 VCO tuning algorithm trigger is				
	delayed until PLL1 Digital Lock Detect is valid.				
0	The PLL2 VCO tuning algorithm runs				
	immediately after any PLL2_N counter update,				
	despite the state of PLL1 Digital Lock Detect.				

TABLE 11, RC DLD1 Start bit states

If the user is unsure of the state of the reference clock input at startup of the LMK041xx device, setting RC_DLD1_Start = 0 will allow PLL2 to tune and lock the internal VCO to the oscillator attached to the OSCin port. This ensures that the active clock outputs will start up at frequencies close to their desired values. The error in clock output frequency will depend on the open loop accuracy of the oscillator driving the OSCin port. The frequency of an active clock output is normally given by:

$$F_{CLK} = \frac{N}{R} \bullet \frac{F_{OSCin}}{(VCO_DIV \bullet CLK_DIV)}$$

30156260

If the open loop frequency accuracy of the external oscillator (either a VCXO or crystal based oscillator) is "X" ppm, then the error in the output clock frequency (F_{CLK} error) will be:

$$\mathsf{F}_{\mathsf{CLK}} \operatorname{error} = \frac{\mathsf{N}}{\mathsf{R}} \bullet \frac{\mathsf{X} \bullet \mathsf{F}_{\mathsf{OSCin}}}{(\mathsf{VCO}_\mathsf{DIV} \bullet \mathsf{CLK}_\mathsf{DIV})}$$

Setting this bit to 0 does not prevent PLL1 from locking the external oscillator to the reference clock input after the latter input becomes valid.

17.8 REGISTER 11

17.8.1 CLKinX_BUFTYPE: PLL1 CLKinX/CLKinX* Buffer Mode Control

The user may choose between one of two input buffer modes for the PLL1 reference clock inputs: either bipolar junction differential or MOS. Both CLKinX and CLKinX* input pins must be AC coupled when driven differentially. In single ended mode, the CLKinX* pin must be coupled to ground through a capacitor. The active CLKinX buffer mode is selected by the CLKinX_TYPE bits programmed via the uWire interface.

TABLE 12. PLL1 CLKinX	BUFTYPE Mode Control Bits

b1	b0	CLKin1_TYPE	CLKin0_TYPE
0	0	BJT Differential	BJT Differential
0	1	BJT Differential	MOS
1	0	MOS	BJT Differential
1	1	MOS	MOS

17.8.2 CLKin_SEL: PLL1 Reference Clock Selection and Revertive Mode Control Bits

This register allows the user to set the reference clock input that is used to lock PLL1, or to select an auto-switching mode. The automatic switching modes are revertive or non-revertive. In either revertive or non-revertive mode, CLKin0 is the initial default reference source for the auto-switching mode. When revertive mode is active, the switching control logic will always select CLKin0 as the reference if it is active, otherwise it selects CLKin1. When non-revertive mode is active, the switching logic will only switch the reference input if the currently selected input fails.

Table 13 illustrates the control modes. Modes [1,0] and [1,1] are the auto-switching modes. The behavior of both modes is tied to the state of the LOS signals for the respective reference clock inputs.

If the reference clock inputs are active prior to configuration of the device, then the normal programming sequence described under Section 17.0 General Programming Information can be used without modification. If it cannot be guaranteed that the reference clocks are active prior to device programming, then the device programming sequence should be modified in order to ensure that CLKin0 is selected as the default. Under this scenario, the device should be programmed as described in "General Programming Information", with CLKin_SEL bits programmed to [0,0] in register R11. The other R11 fields for clock type and LOS timeout should be programmed with the appropriate values for the given application. After the reference clock inputs have started, register R11 should be programmed a second time with the CLKin_SEL field modified to the set the desired mode. The clock type field and LOS field values should remain the same.

TABLE 13. CLKin_SEL: Reference Clock Selection Bits

CLKin_S	EL [1:0]	Function
b1	b0	
0	0	Force CLKin0 / CLKin0* as PLL1 reference
0	1	Force CLKin1 / CLKin1* as PLL1 reference
1	0	Non-revertive. Auto-switching. CLKin0 is the default reference clock. If CLKin0 fails, CLKin1 is automatically selected if active. If CLKin0 restarts, CLKin1 remains as the selected reference clock unless it fails, then CLKin0 is re- selected.
1	1	Revertive. Auto-switching. CLKin0 is the preferred reference clock and is selected when active.

17.8.3 CLKinX_LOS

The CLKin0_LOS and CLKin1_LOS pins indicate the state of the respective PLL1 CLKinX reference input when the CLKin_SEL bits are set set to either [1,0] or [1,1]. The detection logic that determines the state of the reference inputs is sensitive to the frequency of the reference inputs and must be configured to operate with the appropriate frequency range of the reference inputs, as described in the next section.

17.8.4 PLL1 Reference Clock LOS Timeout Control

This register is used to tune the LOS timeout based upon the frequency of the reference clock input(s). The register value controls the timeout setting for both CLKin0 and CLKin1. The value programmed in the LOS_TIMEOUT register represents the minimum input frequency for which loss of signal can be detected. For example, if the reference input frequency is 12.288 MHz, then either register values (0,0) or (0,1) will result in valid loss of signal detection. If the reference input frequency is 1 MHz, then only the register value (0,0) will result in valid detection of signal loss.

b1	b0	Corresponding Minimum Input Frequency
0	0	1 MHz
0	1	3.0 MHz
1	0	13 MHz
1	1	32 MHz

17.8.5 LOS Output Type Control

The output format of the LOS pins may be selected as active CMOS, open drain NMOS and open drain PMOS, as shown in the following table.

LOS_TY	PE [1:0]	Functional Description
b1	b0	
0	0	Reserved
0	1	NMOS open drain
1	0	PMOS open drain
1	1	Active CMOS

The LOS output signal is valid only when CLKin_SEL bits are set to either [1,0] or [1,1]. If the CLKin_SEL field is programmed to either of the fixed inputs, [0,0] or [0,1], the LOS_TYPE bits should be set to [0,0].

17.9 REGISTER 12

17.9.1 PLL1_N: PLL1_N Counter

The size of the PLL1_N counter is 12 bits. This counter will support a maximum divide ratio of 4095 and minimum divide ratio of 1. The 12 bit resolution is sufficient to support minimum phase detector frequency resolution of approximately 50 kHz when the VCXO frequency is 200 MHz.

For a 200 MHz external VCXO, the minimum phase detector rate will be PDmin = 200 MHz/4095 = 48.84 kHz

TABLE	16. PL	.L1 N	Counter	Values
IADEE			obuiltor	v alaco

	N [17:0]									VALUE
b11	b10		b6	b5	b4	b3	b2	b1	b0	
0	0		0	0	0	0	0	0	0	Not Valid
0	0		0	0	0	0	0	0	1	1
0	0		0	0	0	0	0	1	0	2
1	1		1							4095

17.9.2 PLL1_R: PLL1_R Counter

The size of the PLL1_R counter is 12 bits. This counter will support a maximum divide ratio of 4095 and minimum divide ratio of 1.

TABLE 17. PLL1_R Counter Values

	R [11:0]									VALUE		
b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	
0	0	0	0	0	0	0	0	0	0	0	0	Not Valid
0	0	0	0	0	0	0	0	0	0	0	1	1
							•					
1	1	1	1	1	1	1	1	1	1	1	1	4095

17.9.3 PLL1 Charge Pump Current Gain (PLL1_CP_GAIN) and Polarity Control (PLL1_CP_POL)

The Loop Band Width (LBW) on PLL1 should be narrow to suppress the noise from the system or input clocks at CLKinX/ CLKinX* port. This configuration allows the noise of the external VCXO to dominate at low offset frequencies. Given that the noise of the external VCXO is far superior than the noise of PLL1, this setting produces a very clean reference clock to PLL2 at the OSCin port.

In order to achieve a LBW as low as 10 Hz at the supported VCXO frequency (1 MHz to 200 MHz), a range of charge pump currents in PLL1 is provided. The table below shows the available current gains. A small charge pump current is required to obtain a narrow LBW at high phase detector rate (small N value).

TABLE 18. PLL1 Charge Pump Current Selections (PLL1_CP_GAIN)

PLL1_CP_GAIN [2:0]			PLL1 Charge Pump Current Magnitude (µA)
b2	b1	b0	
0	0	0	RESERVED
0	0	1	RESERVED
0	1	0	20
0	1	1	80
1	0	0	25
1	0	1	50
1	1	0	100
1	1	1	400

The PLL1_CP_POL bit sets the PLL1 charge pump for operation with a positive or negative slope VCO/VCXO. A positive slope VCO/VCXO increases frequency with increased tuning voltage. A negative slope VCO/VCXO increases frequency with decreased tuning voltage.

TABLE 19. PLL1 Charge Pump Polarity Control Bits (PLL1_CP_POL)

PLL1_CP_POL	DESCRIPTION			
0	Negative Slope VCO/VCXO			
1	Positive Slope VCO/VCXO			

17.10 REGISTER 13

17.10.1 EN_PLL2_XTAL: Crystal Oscillator Option Enable

If an external crystal is being used to implement a discrete VCXO, the internal feedback amplifier must be enabled in order to complete the oscillator circuit.

TABLE 20. EN_PLL2_XTAL: External Crystal Option

EN_PLL2_XTAL	Oscillator Amplifier State
0	OFF
1	ON

17.10.2 EN_Fout: Fout Power Down Bit

The EN_Fout bit allows the Fout port to be enabled or disabled. By default EN_Fout = 0.

17.10.3 CLK Global Enable: Clock Global enable bit

In addition to the external GOE pin, an internal Register 13 bit (b18) can be used to globally enable/disable the clock outputs via the uWire programming interface. The default value is 1. When CLK Global Enable = 1, the active output clocks are enabled. The active output clocks are disabled if this bit is 0.

17.10.4 POWERDOWN Bit -- Device Power Down

This bit can power down the entire device. Enabling this bit powers down the entire device and all functional blocks, regardless of the state of any of the other bits or pins.

POWERDOWN Bit	Mode
0	Normal Operation
1	Entire device powered down

17.10.5 EN_PLL2 REF2X: PLL2 Frequency Doubler control bit

When $\mathrm{F}_{\mathrm{OSCin}}$ is below 50 MHz, the PLL2 frequency doubler can be enabled by setting EN PLL2 REF2X = 1. The default value is 0. When EN_PLL2_REF2X = 1, the signal at the OS-Cin port bypasses the PLL2 R counter and is passed through a frequency doubler circuit. The output of this circuit is then input to the PLL2 phase comparator block. This feature allows the phase comparison frequency to be increased for lower frequency OSCin sources (< 50 MHz), and can be used with either VXCOs or crystals. For instance, when using a pullable crystal of 12.288 MHz to drive the OSCin port, the PLL2 phase comparison frequency is 24.576 MHz when EN_PLL2_RE-F2X = 1. A higher PLL phase comparison frequency reduces PLL2 in-band phase noise and RMS jitter. The PLL in-band phase noise can be reduced by approximately 2 to 3 dB. The on-chip loop filter typically is enabled to reduce PLL2 reference spurs when EN_PLL2_REF2X is enabled. Suggested values in this case are: R3 = 600 Ω , C3 = 50 pF, R4 = 10 $k\Omega, C4 = 60 \text{ pF}.$

17.10.6 PLL2 Internal Loop Filter Component Values

Internal loop filter components are available for PLL2, enabling the user to implement either 3rd or 4th order loop filters without requiring external components. The user may select from a fixed set of values for both the resistors and capacitors. Internal loop filter resistance values for R3 and R4 can be set individually according to *Table 20 and Table 21*.

TABLE 22. PLL2 Internal Loop Filter Resistor Values, PLL2_R3_LF

P	PLL2_R3_LF [2:0]						
b2	b1	b0					
0	0	0	< 600 Ω				
0	0	1	10 kΩ				
0	1	0	20 kΩ				
0	1	1	30 kΩ				
1	0	0	40 kΩ				
1	0	1	Invalid				
1	1	0	Invalid				
1	1	1	Invalid				
•	· ·	•	invalia				

TABLE 23. PLL2 Internal Loop Filter Resistor Values, PLL2_R4_LF

PL	RESISTANCE							
b2	b1	b0						
0	0	0	< 200 Ω					
0	0	1	10 kΩ					
0	1	0	20 kΩ					
0	1	1	30 kΩ					
1	0	0	40 kΩ					
1	0	1	Invalid					
1	1	0	Invalid					
1	1	1	Invalid					

Internal loop filter capacitors for C3 and C4 can be set individually according to the following table.

TABLE 24. PLL2 Internal Loop Filter Capacitor Values

PLL2_C3_C4_			24_	Loop Filter Capacitance (pF)
LF [3:0]				
b3	b2	b1	b0	
0	0	0	0	C3 = 0, C4 = 10
0	0	0	1	C3 = 0, C4 = 60
0	0	1	0	C3 = 50, C4 = 10
0	0	1	1	C3 = 0, C4 = 110
0	1	0	0	C3 = 50, C4 = 110
0	1	0	1	C3 = 100, C4 = 110
0	1	1	0	C3 = 0, C4 = 160
0	1	1	1	C3 = 50, C4 = 160
1	0	0	0	C3 = 100, C4 = 10
1	0	0	1	C3 = 100, C4 = 60
1	0	1	0	C3 = 150, C4 = 110
1	0	1	1	C3 = 150, C4 = 60
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved

17.10.7 PLL1 CP TRI-STATE and PLL2 CP TRI-STATE

The charge pump output of either CPout1 or CPout2 may be placed in a TRI-STATE mode by setting the appropriate PLLx CP TRI-STATE bit.

TABLE 25. PLL1 Charge Pump TRI-STATE bit values

PLL1 CP TRI-STATE	Description
1	PLL1 CPout1 is at TRI-
	STATE
0	PLL1 CPout1 is active

TABLE 26. PLL2 Charge Pump TRI-STATE bit values

PLL2 CP TRI-STATE	Description				
1	PLL2 CPout2 is at TRI-				
	STATE				
0	PLL2 CPout2 is active				

17.11 REGISTER 14

17.11.1 OSCin_FREQ: PLL2 Oscillator Input Frequency Register

The frequency of the PLL2 reference input to the PLL2 Phase Detector (OSCin/OSCin* port) must be programmed in order to support proper operation of the internal VCO tuning algorithm. This is an 8-bit register that sets the frequency to the nearest 1-MHz increment.

TABLE 27. OSCin_FREQ Register Values

		VALUE						
b7	b6	b5	b4	b3	b2	b1	b0	
0	0	0	0	0	0	0	0	Not Valid
0	0	0	0	0	0	0	1	1 MHz
0	0	0	0	0	0	1	0	2 MHz
1	1	1	1	1	0	1	0	250 MHz
1	1	0	0	1	0	0	1	Not Valid
1	1	1	1	1	1	1	1	Not Valid

17.11.2 PLL2_R: PLL2_R Counter

The PLL2 R Counter is 12 bits wide. It divides the PLL2 OS-Cin/OSCin* clock and is connected to the PLL2 Phase Detector.

TABLE 28. PLL2_R: PLL2_R Counter Values

R [11:0]											VALUE	
b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	
0	0	0	0	0	0	0	0	0	0	0	0	Not Valid
0	0	0	0	0	0	0	0	0	0	0	1	1
			•						•		•	
1	1	1	1	1	1	1	1	1	1	1	1	4095

17.11.3 PLL_MUX: LD Pin Selectable Output

The signal appearing on the LD pin is programmable via the uWire interface and provides access to several internal signals which may be valuable for either status monitoring during normal operation or for debugging during the hardware development phase. This pin may be forced to either a HIGH or LOW state, and may also be configured as specified in *Table 27*.

TABLE 29. PLL_MUX: LD Pin Selectable Outputs

PLL_MUX [4:0]			([4:	0]	LD Output			
b4	b3	b2	b1	b0				
0	0	0	0	0	HiZ			
0	0	0	0	1	Logic High			
0	0	0	1	0	Logic Low			
0	0	0	1	1	PLL2 Digital Lock Detect Active High			
0	0	1	0	0	PLL2 Digital Lock Detect Active Low			
0	0	1	0	1	PLL2 Analog Lock Detect Push Pull			
0	0	1	1	0	PLL2 Analog Lock Detect Open Drain NMOS			
0	0	1	1	1	PLL2 Analog Lock Detect Open Dra PMOS			
0	1	0	0	0	Reserved			
0	1	0	0	1	PLL2_N Divider Output / 2			
0	1	0	1	0	Reserved			
0	1	0	1	1	PLL2_R Divider Output / 2			
0	1	1	0	0	Reserved			
0	1	1	0	1	Reserved			
0	1	1	1	0	PLL1 Digital Lock Detect Active HIG			
0	1	1	1	1	PLL1 Digital Lock Detect Active LOW			
1	0	0	0	0	Reserved			
1	0	0	0	1	Reserved			
1	0	0	1	0	Reserved			
1	0	0	1	1	Reserved			
1	0	1	0	0	PLL1_N Divider Output / 2			
1	0	1	0	1	Reserved			
1	0	1	1	0	PLL1_R Divider Output / 2			
1	0	1	1	1	PLL1 and PLL2 Digital Lock Detect			
1	1	0	0	0	Inverted PLL1 and PLL2 Digital Lock Detect			
1	1	0	0	1	Reserved			
1	1	0	1	0	Reserved			
1	1	0	1	1	Reserved			
1	1	1	0	0	Reserved			
1	1	1	0	1	Reserved			
1	1	1	1	0	Reserved			
1	1	1	1	1	Reserved			

17.12 REGISTER 15

17.12.1 PLL2_N: PLL2_N Counter

The PLL2_N Counter is 18 bits wide. It divides the output of the VCO Divider and is connected to the PLL2 Phase Detector. Each time the PLL2_N Counter value is updated via the uWire interface, an internal algorithm is triggered that optimizes the VCO performance.

TABLE 30. PLL2_N: PLL2_N Counter Values

N [17:0]										VALUE
b17	b16		b6	b5	b4	b3	b2	b1	b0	
0	0		0	0	0	0	0	0	0	Not Valid
0	0		0	0	0	0	0	0	1	1
0	0		0	0	0	0	0	1	0	2
1	1		1	1	1	1	1	1	1	262143

17.12.2 PLL2_CP_GAIN: PLL2 Charge Pump Current and Output Control

The PLL2 charge pump output current level is controlled with the PLL2_CP_GAIN register. The following table presents the charge pump current control values.

TABLE 31. PLL2_CP_GAIN: PLL2 Charge Pump Current
Selections

PLL2_CP_	GAIN [1:0]	CP_TRI	Charge Pump Current (μA)						
b1	b0								
X	Х	1	Hi-Z						
0	0	0	100						
0	1	0	400						
1	0	0	1600						
1	1	0	3200						

17.12.3 VCO_DIV: PLL2 VCO Divide Register

A divider is provided on the output of the PLL2 VCO to enable a wide range of output clock frequencies. The output of this divider is placed on the input path for the clock distribution section, which feeds each of the individual clock channels. The divider provides integer divide ratios from 2 to 8.


TABLE 32. VCO	DIV: PLL2 VCO	Divider Values
---------------	---------------	-----------------------

	Divide			
b3	b2	b1	b0	Value
0	0	0	0	Invalid
0	0	0	1	Invalid
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8

18.0 Application Information

18.1 SYSTEM LEVEL DIAGRAM

The following diagram illustrates the typical interconnection of the LMK041xx in a clocking application.



17.1 System Level Diagram (continued)

Figure 3 shows an LMK04100 family device with external circuitry. The primary reference clock input is at CLKin0/0*. A secondary reference clock is driving CLKin1/1*. Both clocks are depicted as AC coupled differential drivers. The VCXO attached to the OSCin/OSCin* port is configured as an AC coupled single-ended driver. Any of the input ports (CLKin0/0*, CLKin1/1*, or OSCin/OSCin*) may be configured as either differential or single-ended. These options are discussed later in the data sheet.

The diagram shows an optional connection between the LD pin and GOE. With this arrangement, the LD pin can be programmed to output a lock detect signal that is active HIGH (see Table 27 for optional LD pin outputs). If lock is lost, the LD pin will transition to a LOW, pulling GOE low and causing all clock outputs to be disabled. This scheme should be used only if disabling the clock outputs is desirable when lock is lost.

The loop filter for PLL2 consists of three external components that implement two lower order poles, plus optional internal integrated components if 3rd or 4th order poles are needed. The loop filter components for PLL1 must be external components.

The VCO output buffer signal that appears at the Fout pin when enabled (EN_Fout = 1) should be AC coupled using a 100 pF capacitor. This output is a single-ended signal by default. If a differential signal is required, a 50 Ω balun may be connected to this pin to convert it to differential.

The clock outputs are all AC coupled with 0.1 μ F capacitors. CLKout1 and CLKout3 are depicted as LVPECL, with 120 Ω emitter resistors as source termination. However, the output format of the clock channels will vary by device part number, so the designer should use the appropriate source termination for each channel. Later sections of this data sheet illustrate alternative methods for AC coupling, DC coupling and terminating the clock outputs.

18.2 LDO BYPASS AND BIAS PIN

The LDObyp1 and LDObyp2 pins should be connected to GND through external capacitors, as shown in the diagram. Furthermore, the Bias pin should be connected to V_{CC} through a 1 μF capacitor in series.


18.3 LOOP FILTER

Each PLL of the LMK04100 family requires a dedicated loop filter. The loop filter for PLL1 must be connected to the CPout1

pin. *Figure 4* shows a simple 2-pole loop filter. The output of the filter drives an external VCXO module or discrete implementation of a VCXO using a crystal resonator. Higher order loop filters may be implemented using additional external R and C components. It is recommended the loop filter for PLL1 result in a total closed loop bandwidth in the range of 10 Hz to 200 Hz. The design of the loop filter is application specific and highly dependent on parameters such as the phase noise of the reference clock, VCXO phase noise, and phase detector frequency for PLL1. National's Clock Conditioner Owner's Manual covers this topic in detail and National's Clock Design Tool can be used to simulate loop filter designs for both PLLs. These resources may be found: *http://www.national.com/timing/.*

As shown in the diagram, the charge pump for PLL2 is directly connected to the optional internal loop filter components, which are normally used only if either a third or fourth pole is needed. The first and second poles are implemented with external components. The loop must be designed to be stable over the entire application-specific tuning range of the VCO. The designer should note the range of K_{VCO} listed in the table of Electrical Characteristics and how this value can change over the expected range of VCO tuning frequencies. Because loop bandwidth is directly proportional to K_{VCO}, the designer should model and simulate the loop at the expected extremes of the desired tuning range, using the appropriate values for K_{VCO}.

When designing with the integrated loop filter of the LMK04100 family, considerations for minimum resistor thermal noise often lead one to the decision to design for the minimum value for integrated resistors, R3 and R4. Both the integrated loop filter resistors and capacitors (C3 and C4) also restrict the maximum loop bandwidth. However, these integrated components do have the advantage that they are closer to the VCO and can therefore filter out some noise and spurs better than external components. For this reason, a common strategy is to minimize the internal loop filter resistors and then design for the largest internal capacitor values that permit a wide enough loop bandwidth. In situations where spurs requirements are very stringent and there is margin on phase noise, it might make sense to design for a loop filter with integrated resistor values larger than their minimum value.






	TABLE 33. Typical Current Consumption for	Selected Functio	nal Blocks	
Block	Condition	Typical I _{CC} (Temp = 25 °C, V _{CC} = 3.3 V) (mA)	Power Dissipated in device (mW)	Power Dissipated in LVPECL/ 2VPECL Emitter Resistors (mW)
Entire device, core current	Single input clock (CLKIN_SEL = 0 or 1); LOS disabled; PLL1 and PLL2 locked; All CLKouts are off; No LVPECL emitter resistors connected	115	380	-
REFMUX	Enable auto-switch mode (CLKIN_SEL = 2 or 3)	4.3	14	-
LOS	Enable LOS (LOS_TYPE = 1, or 2, or 3)	3.6	12	-
Low Channel Internal Buffer	The low channel internal buffer is enabled when CLKout0 is enabled	10	33	-
High Channel Internal Buffer	The high channel internal buffer is enabled when one of CLKout1 through CLKout4 is enabled	10	33	-
Divide circuitor	Divider bypassed (CLKout_MUX = 0, 2)	0	0	-
Divide circuitry	Divider enabled, divide = 2 (CLKout_MUX = 1, 3)	5.3	17	-
per output	Divider enabled, divide > 2 (CLKout_MUX = 1, 3)	8.5	28	-
Fout Buffer	EN_Fout = 1	14.5	48	-
LVDS Buffer	LVDS buffer, enabled	19.3	64	-
	LVPECL/2VPECL buffer (enabled and with 120 Ω emitter resistors)	40	82	50
LVPECL/ 2VPECL Buffer	LVPECL/2VPECL buffer (disabled and with 120 Ω emitter resistors)	21.7	47	25
	LVPECL/2VPECL (disabled and with no emitter resistors)	0	0	-
	LVCMOS buffer static I_{CC} , $C_L = 5 \text{ pF}$	4.5	15	-
LVCMOS Buffer (<i>Note 28</i>)	LVCMOS buffer dynamic I_{CC} , $C_L = 5 \text{ pF}$, CLKout = 100 MHz	16	53	-
Entire device	LMK0410x (<i>Note 29, Note 30</i>)	379.5	1102	150
(Single input	LMK0411x (<i>Note 29, Note 30</i>)	377.5	996	250
clock (CLKIN_SEL = 0 or 1); LOS disabled; PLL1 and PLL2 locked; Fout disabled; All CLKouts are on); Divide > 2 on each output.		337.1	1012	100

Note 28: Dynamic power dissipation of LVCMOS buffer varies with output frequency and can be found in the LVCMOS dynamic I_{CC} vs frequency plot, as shown in *Section 14.1 CLOCK OUTPUT AC CHARACTERISTICS*. Total power dissipation of the LVCMOS buffer is the sum of static and dynamic power dissipation. CLKoutXa and CLKoutXb are each considered an LVCMOS buffer.

Note 29: Assuming ThetaJ = 27.4 °C/W, the total power dissipated on chip must be less than 40/27.4 = 1450 mW to guarantee a junction temperature is less than 125 °C.

Note 30: Worst case power dissipation can be estimated by multiplying typical power dissipation with a factor of 1.2.

18.4 CURRENT CONSUMPTION / POWER DISSIPATION CALCULATIONS

Due to the myriad of possible configurations the following table serves to provide enough information to allow the user to calculate estimated current consumption of the device. Unless otherwise noted $V_{CC}=3.3$ V, $T_{A}=25\ ^{\circ}C.$

From *Table 33* the current consumption can be calculated in any configuration. For example, the current for the entire device with 1 LVDS (CLKout0) & 1 LVPECL (CLKout1) output in bypassed mode can be calculated by adding up the following blocks: core current, clock buffer, one LVDS output buffer current, and one LVPECL output buffer current. There will also be one LVPECL output drawing emitter current, but some of the power from the current draw is dissipated in the external 120 Ω resistors which doesn't add to the power dissipation budget for the device. If divides are switched in, then the additional current for these stages needs to be added as well.

For power dissipated by the device, the total current entering the device is multiplied by the voltage at the device minus the power dissipated in any emitter resistors connected to any of the LVPECL outputs. If no emitter resistors are connected to the LVPECL outputs, this power will be 0 watts. For example, in the case of 1 LVDS (CLKout0) & 1 LVPECL (CLKout1) operating at 3.3 V, we calculate $3.3 V \times (115 + 10 + 10 + 19.3 + 40)$ mA = $3.3 V \times 194.3$ mA = 641.2 mW. Because the LVPECL output (CLKout1) has the emitter resistors hooked up and the power dissipated by these resistors is 50 mW, the total device power dissipation is 641.2 mW - 50 mW = 591.2 mW.

When the LVPECL output is active, ~1.7 V is the average voltage on each output as calculated from the LVPECL V_{OH} & V_{OL} typical specification. Therefore the power dissipated in each emitter resistor is approximately (1.7 V)² / 120 Ω = 25 mW. When the LVPECL output is disabled, the emitter resistor voltage is ~1.07 V. Therefore the power dissipated in each emitter resistor is approximately (1.07 V)² / 120 Ω = 9.5 mW.

18.5 POWER SUPPLY CONDITIONING

The recommended technique for power supply management is to connect the power pins for the clock outputs (pins 13, 37, 40, 43, and 46) to a dedicated power plane and connect all other power pins on the device (pins 3, 8, 18, 19, 22, 24, 30, 31, and 33) to a second power plane. Note: the LMK04100 family has internal voltage regulators for the PLL and VCO blocks to provide noise immunity.

18.6 THERMAL MANAGEMENT

Power consumption of the LMK04100 family of devices can be high enough to require attention to thermal management.

For reliability and performance reasons the die temperature should be limited to a maximum of 125 °C. That is, as an estimate, T_A (ambient temperature) plus device power consumption times θ_{JA} should not exceed 125 °C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to a printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package. A recommended land and via pattern is shown in *Figure 5*. More information on soldering LLP packages can be obtained: *http:// www.national.com/analog/packaging/*.




FIGURE 5. Recommended Land and Via Pattern

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in *Figure 5* should connect these top and bottom copper layers and to the ground layer. These vias act as "heat pipes" to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.




FIGURE 6. Reference Design Circuit for Crystal Oscillator Option

18.7 OPTIONAL CRYSTAL OSCILLATOR IMPLEMENTATION (OSCin/OSCin*)

The LMK04100 family features supporting circuitry for a discretely implemented oscillator driving the OSCin port pins. *Figure 6* illustrates a reference design circuit for a crystal oscillator:

This circuit topology represents a parallel resonant mode oscillator design. When selecting a crystal for parallel resonance, the total load capacitance, C_L, must be specified. The load capacitance is the sum of the tuning capacitance (C_{TUNE}), the capacitance seen looking into the OSCin port (C_{IN}), and stray capacitance due to PCB parasitics (C_{STRAY}), and is given by:

$$C_{L} = C_{TUNE} + C_{IN} + \frac{C_{STRAY}}{2}$$

 C_{TUNE} is provided by the varactor diode shown in *Figure 6*, Skyworks model SMV1249-074. A dual diode package with

common cathode provides the variable capacitance for tuning. The single diode capacitance ranges from approximately 31 pF at 0.3 V to 3.4 pF at 3 V. The capacitance range of the dual package (anode to anode) is approximately 15.5 pF at 3 V to 1.7 pF at 0.3 V. The desired value of V_{TUNE} applied to the diode should be $V_{CC}/2$, or 1.65 V for $V_{CC} = 3.3$ V. The typical performance curve from the data sheet for the SMV1249-074 indicates that the capacitance at this voltage is approximately 6 pF (12 pF/2).

The nominal input capacitance (C_{IN}) of the LMK04100 family OSCin pins is 6 pF. The stray capacitance (C_{STRAY}) of the PCB should be minimized by arranging the oscillator circuit layout to achieve trace lengths as short as possible and as narrow as possible trace width (50 Ω characteristic impedance is not required). As an example, assume that C_{STRAY} is 4 pF. The total load capacitance is nominally:

$$C_{L} = 6 + 6 + \frac{4}{2} = 14 \text{ pF}$$

30156265

Consequently the load capacitance specification for the crystal in this case should be nominally 14 pF.

The 2.2 nF capacitors shown in the circuit are coupling capacitors that block the DC tuning voltage applied by the 4.7 k and 10 k resistors. The value of these coupling capacitors should be large, relative to the value of C_{TUNE} ($C_{C1} = C_{C2} >> C_{TUNE}$), so that C_{TUNE} becomes the dominant capacitance. For a specific value of C_L , the corresponding resonant fre-

For a specific value of C_L , the corresponding resonant fre quency (F_L) of the parallel resonant mode circuit is:

- C1 = Motional capacitance of the crystal
- C_L = Load capacitance

٢

 \mathbf{C}_{0} = Shunt capacitance of the crystal, specified on the crystal datasheet

The normalized tuning range of the circuit is closely approximated by:

$$F_{L} = F_{S} \bullet \left\{ \frac{C_{1}}{2(C_{0} + C_{L1})} + 1 \right\} = F_{S} \bullet \left\{ 2 \left(\frac{1}{C_{0}} + \frac{C_{L}}{C_{1}} \right) + 1 \right\}$$

$$\frac{\Delta F}{F} = \frac{F_{CL1} - F_{CL2}}{F_{FCL1}} = \frac{C_1}{2} \cdot \left\{ \frac{1}{(C_0 + C_{L1})} - \frac{1}{(C_0 + C_{L2})} \right\} = \frac{1}{2} \cdot \left\{ \frac{1}{\left(\frac{C_0}{C_1} + \frac{C_{L1}}{C_1}\right)} - \frac{1}{\left(\frac{C_0}{C_1} + \frac{C_{L2}}{C_1}\right)} \right\}_{30156267}$$

 $\rm C_{L1}, \ C_{L2}$ = The endpoints of the circuit's load capacitance range, assuming a variable capacitance element is one component of the load. $\rm F_{CL1}, \ F_{CL2}$ = parallel resonant frequencies at the extremes of the circuit's load capacitance range.

A common range for the pullability ratio, C_0/C_1 , is 250 to 280. The ratio of the load capacitance to the shunt capacitance is

~(n * 1000), n < 10. Hence, picking a crystal with a smaller pullability ratio supports a wider tuning range because this allows the scale factors related to the load capacitance to dominate.

Example crystal specifications are presented in Table 34.

TABLE 34. Example Crystal Specifications

Parameter	Value	
Nominal Frequency (MHz)	12.288	
Frequency Stability, T = 25 °C	± 10 ppm	
Operating temperature range	-40 °C to +85 °C	
Frequency Stability, -40 °C to +85 °C	± 15 ppm	
Load Capacitance	14 pF	
Shunt Capacitance (C ₀)	5 pF Maximum	
Motional Capacitance (C ₁)	20 fF ± 30%	
Equivalent Series Resistance	25 Ω Maximum	
Drive level	2 mWatts Maximum	
C ₀ /C ₁ ratio	225 typical, 250 Maximum	

See Figure 7 for a representative tuning curve.




FIGURE 7. Example Tuning Curve, 12.288 MHz Crystal

The tuning curve achieved in the user's application may differ from the curve shown above due to differences in PCB layout and component selection.

This data is measured on the bench with the crystal integrated with the LMK04100 family. Using a voltmeter to monitor the V_{TUNE} node for the crystal, the PLL1 reference clock input frequency is swept in frequency and the resulting tuning voltage generated by PLL1 is measured at each frequency. At each value of the reference clock frequency, the lock state of PLL1 should be monitored to ensure that the tuning voltage applied to the crystal is valid.

The curve shows over the tuning voltage range of 0.17 VDC to 3.0 VDC, the frequency range is \pm 163 ppm; or equivalently, a tuning range of \pm 2000 Hz. The measured tuning voltage at the nominal crystal frequency (12.288 MHz) is 1.4 V. Using the diode data sheet tuning characteristics, this voltage results in a tuning capacitance of approximately 6.5 pF.

The tuning curve data can be used to calculate the gain of the oscillator (K_{VCO}). The data used in the calculations is taken from the most linear portion of the curve, a region centered on the crossover point at the nominal frequency (12.288 MHz). For a well designed circuit, this is the most likely operating range. In this case, the tuning range used for the calculations is \pm 1000 Hz (\pm 0.001 MHz), or \pm 81.4 ppm. The simplest method is to calculate the ratio:

$$\kappa_{\rm VCO} = \frac{\Delta F}{\Delta V} = \left(\frac{\Delta F_2 - \Delta F_1}{V_{\rm TUNE2} - V_{\rm TUNE1}}\right), \frac{\rm MHz}{\rm V}$$

30156269

 $\Delta F2$ and $\Delta F1$ are in units of MHz. Using data from the curve this becomes:

$$\frac{0.001 - (-0.001)}{2.03 - 0.814} = 0.00164 \frac{MHz}{V}$$

A second method uses the tuning data in units of ppm:

$$K_{\rm VCO} = \frac{F_{\rm NOM} \bullet (\Delta ppm_2 - \Delta ppm_1)}{\Delta V \bullet 10^6}$$


 $\mathsf{F}_{\mathsf{NOM}}$ is the nominal frequency of the crystal and is in units of MHz. Using the data, this becomes:

$$\frac{12.288 \cdot (81.4 - (-81.4))}{(2.03 - 0.814) \cdot 10^6} = 0.00164, \frac{MHz}{V}$$

In order to ensure startup of the oscillator circuit, the equivalent series resistance (ESR) of the selected crystal should conform to the specifications listed in the table of Electrical Characteristics. It is also important to select a crystal with adequate power dissipation capability, or drive level. If the drive level supplied by the oscillator exceeds the maximum specified by the crystal manufacturer, the crystal will undergo excessive aging and possibly become damaged. Drive level is directly proportional to resonant frequency, capacitive load seen by the crystal, voltage and equivalent series resistance (ESR). For more complete coverage of crystal oscillator de-Application Note AN-1939 sign, see at http:// www.national.com/analog/timing/clocking or http:// www.national.com/appnotes.

18.8 ADDITIONAL OUTPUTS WITH AN LMK04100 FAMILY DEVICE

The number of outputs on a LMK04100 family device can be expanded in many ways. The first method is to use the differential outputs as two single-ended outputs. For CMOS outputs, both the positive and negative outputs can be programmed to be in phase, or 180 degrees out of phase. LVDS/LVPECL positive and negative outputs are always 180 degrees out of phase. LVDS single-ended is not recommended. In addition to this technique, the number of outputs can be expanded with a LMK01000 family device. To do this, one of the clock outputs of a LMK04100 can drive the LMK01000 device. For more information on phase synchronication with multiple devices, please refer to application note AN-1864: *http://www.national.com/an/AN/AN-1864.pdf*.



20.0 Ordering Information

Order Number	VCO Frequency Band	Packing	Package Marking
LMK04100SQX	1.2 GHz	2500 Unit Tape and Reel	LMK04100
LMK04100SQ	1.2 GHz	1000 Unit Tape and Reel	LMK04100
LMK04100SQE	1.2 GHz	250 Unit Tape and Reel	LMK04100
LMK04101SQX	1.5 GHz	2500 Unit Tape and Reel	LMK04101
LMK04101SQ	1.5 GHz	1000 Unit Tape and Reel	LMK04101
LMK04101SQE	1.5 GHz	250 Unit Tape and Reel	LMK04101
LMK04102SQX	1.6 GHz	2500 Unit Tape and Reel	LMK04102
LMK04102SQ	1.6 GHz	1000 Unit Tape and Reel	LMK04102
LMK04102SQE	1.6 GHz	250 Unit Tape and Reel	LMK04102
LMK04110SQX	1.2 GHz	2500 Unit Tape and Reel	LMK04110
LMK04110SQ	1.2 GHz	1000 Unit Tape and Reel	LMK04110
LMK04110SQE	1.2 GHz	250 Unit Tape and Reel	LMK04110
LMK04111SQX	1.5 GHz	2500 Unit Tape and Reel	LMK04111
LMK04111SQ	1.5 GHz	1000 Unit Tape and Reel	LMK04111
LMK04111SQE	1.5 GHz	250 Unit Tape and Reel	LMK04111
LMK04131SQX	1.5 GHz	2500 Unit Tape and Reel	LMK04131
LMK04131SQ	1.5 GHz	1000 Unit Tape and Reel	LMK04131
LMK04131SQE	1.5 GHz	250 Unit Tape and Reel	LMK04131
LMK04133SQX	2.0 GHz	2500 Unit Tape and Reel	LMK04133
LMK04133SQ	2.0 GHz	1000 Unit Tape and Reel	LMK04133
LMK04133SQE	2.0 GHz	250 Unit Tape and Reel	LMK04133

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com