
SCES336C - MAY 2000 - REVISED AUGUST 2000

- EPIC[™] (Enhanced-Performance Implanted **CMOS) Process**
- 2-V to 5.5-V V_{CC} Operation
- Typical VOLP (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical VOHV (Output VOH Undershoot) >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- **Outputs Are Disabled During Power Up and** Power Down With Inputs Tied to GND
- Support Mixed-Mode Voltage Operation on **All Ports**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- **Package Options Include Plastic** Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)

SN74LV06A D, D		W PACKAGE NS, OR PW PACKAGE W)
141		
		14 U V _{CC} 13 I 6A
2A[12] 6Y
2Y[4	11] 5A
3A[5 1	10] 5Y
3Y[6	9 4A
GND	7	8 4 Y

SN54LV06A ... FK PACKAGE (TOP VIEW)



NC - No internal connection

description

These hex inverter buffers/drivers are designed for 2-V to 5.5-V V_{CC} operation.

The 'LV06A devices perform the Boolean function $Y = \overline{A}$ in positive logic.

The open-drain outputs require pullup resistors to perform correctly and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

The SN54LV06A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LV06A is characterized for operation from -40°C to 85°C.

(each buffer/driver)							
INPUT A	OUTPUT Y						
Н	L						
L	н						

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 2000, Texas Instruments Incorporated


SCES336C - MAY 2000 - REVISED AUGUST 2000

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V_{CC}
Input clamp current, I _{IK} (V _I < 0)–20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$
Continuous current through V _{CC} or GND
Package thermal impedance, θ _{JA} (see Note 3): D package
DB package
DGV package
NS package
PW package
Storage temperature range, T _{stg}

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 5.5 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCES336C - MAY 2000 - REVISED AUGUST 2000

recommended operating conditions (see Note 4)

			SN54L	SN54LV06A		V06A	
			MIN	MAX	MIN MAX		UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		$V_{CC} = 2 V$	1.5		1.5		
VIH		V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
VIL		$V_{CC} = 2 V$		0.5		0.5	
	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} × 0.3		V	'CC × 0.3	v
		$V_{CC} = 3 \vee to 3.6 \vee$	V _{CC} × 0.3		$V_{CC} \times 0.3$		v
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V	CC×0.3	V	CC×0.3	
VI	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0 6	5.5	0	5.5	V
		V _{CC} = 2 V	20	50		50	μA
1		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	80	2		2	
IOL	Low-level output current	$V_{CC} = 3 \vee \text{to } 3.6 \vee$	4	8		8	mA
		V _{CC} = 4.5 V to 5.5 V		16		16	
		V _{CC} = 2.3 V to 2.7 V	0	200	0	200	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V	0	100	0	100	ns/V
		V _{CC} = 4.5 V to 5.5 V	0	20	0	20	
TA	Operating free-air temperature	÷	-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN	54LV06	A	SN	Α	UNIT	
PARAMETER	TEST COND	TIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I _{OL} = 50 μA		2 V to 5.5 V			0.1			0.1	
Ve	$I_{OL} = 2 \text{ mA}$	2.3 V		<u> </u>			0.4			
VOL	I _{OL} = 8 mA		3 V		351	0.44			0.44	V
	I _{OL} = 16 mA		4.5 V		Q	0.55			0.55	
lı	$V_{I} = 5.5 V \text{ or GND}$		0 V to 5.5 V		S	±1			±1	μΑ
ЮН	$V_{I} = V_{IL}$,	V _{OH} = V _{CC}	5.5 V	40	Ň	±2.5			±2.5	μΑ
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V	40		20			20	μΑ
loff	V _I or V _O = 0 to 5.5 V		0 V			5			5	μΑ
Ci	$V_I = V_{CC} \text{ or } GND$		3.3 V		1.6			1.6		pF



SCES336C - MAY 2000 - REVISED AUGUST 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	ן = 25°C	;	SN54L	V06A	SN74L	V06A	UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A	Y	Ci – 15 pE		5.4*	10.4*	1*	13*	1	13	-
^t PHL	A	Y	C _L = 15 pF		7.2*	10.4*	1*)	13*	1	13	ns
^t PLH	A	Y	C ₁ = 50 pF		9.7	15.2	21	18	1	18	ns
^t PHL	A	Y	0L = 30 pr		9.3	15.2	1	18	1	18	115

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	ן = 25°C	;	SN54L	/06A	SN74L	.V06A	UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A	Y	Ci – 15 pE		4.1*	7.1*	1*	8.5*	1	8.5	
^t PHL	A	Y	C _L = 15 pF		4.9*	7.1*	1*)	8.5*	1	8.5	ns
^t PLH	A	Y	C ₁ = 50 pF		7.1	10.6	< 1 <	12	1	12	ns
^t PHL	A	Y	0L = 30 pr		6.4	10.6	1	12	1	12	115

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	₄ = 25°C	;	SN54L	V06A	SN74L	V06A	UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A	Y	C: _ 15 pE		3*	5.5*	1*	6.5*	1	6.5	20
^t PHL	A	Y	C _L = 15 pF		3.3*	5.5*	1*0	6.5*	1	6.5	ns
^t PLH	A	Y	$C_{1} = 50 \text{pF}$		4.8	7.5	1	8.5	1	8.5	ns
^t PHL	A	Y	0L = 30 pi		4.4	7.5	1	8.5	1	8.5	113

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	SN	UNIT		
		MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.5	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.1	-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}		3.3		V
VIH(D)	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.


operating characteristics, T_A = 25°C

Const	Power dissipation capacitance	$C_{1} = 50 \text{ pF},$	f = 10 MHz	3.3 V	2.6	рF
Cpd		υ_ υυ μι,	1 - 10 10112	5 V	4.7	Pi



SN54LV06A, SN74LV06A **HEX INVERTER BUFFERS/DRIVERS** WITH OPEN-DRAIN OUTPUTS SCES336C - MAY 2000 - REVISED AUGUST 2000

PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{\mbox{L}}$ includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated