

# FCH041N65F\_F085

# N-Channel SuperFET II FRFET MOSFET **650 V, 76 A, 41 m**Ω

#### **Features**


- Typical  $R_{DS(on)}$  = 34 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 38 A
- Typical  $Q_{q(tot)}$  = 234 nC at  $V_{GS}$  = 10V,  $I_D$  = 38 A
- UIS Capability
- Qualified to AEC Q101
- RoHS Compliant

## Description

SuperFET® II MOSFET is Fairchild Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This technology is tailored to minimize conduction loss, provide superior switching performance, dv/dt rate and higher avalanche energy. Consequently SuperFETII is very well suited for the Soft switching

and Hard Switching topologies like High Voltage Full Bridge and Half Bridge DC-DC, Interleaved Boost PFC, Boost PFC for HEV-EV automotive.

SuperFET II FRFET® MOSFET's optimized body diode reverse recovery performance can remove additional component and improve system reliability.



For current package drawing, please refer to the Fairchild website at https://www.fairchildsemi.com/package-drawings/TO/ TO247A03.pdf

## **Application**

- Automotive On Board Charger
- Automotive DC/DC converter for HEV



**November** 2014

## **Maximum Ratings** $T_C = 25$ °C unless otherwise noted

Symbol	Parameter		Ratings	Units	
$V_{DSS}$	Drain to Source Voltage		650	V	
$V_{GS}$	Gate to Source Voltage	±20	V		
		T <sub>C</sub> = 25°C	76	Α	
$I_D$	Drain Current - Continuous (V <sub>GS</sub> =10) (Note 1)	$T_{\rm C} = 100^{\circ}{\rm C}$	24	Α	
	Pulsed Drain Current	See Fig 4	Α		
E <sub>AS</sub>	Single Pulse Avalanche Rating (Note 2)		2025	mJ	
dv/dt	MOSFET dv/dt		100	\ //	
av/at	Peak Diode Recovery dv/dt (Note 3)		50	V/ns	
В	Power Dissipation		595	W	
$P_D$	Derate Above 25°C		4.76	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature		-55 to + 150	°C	
$R_{\theta JC}$	Maximum Thermal Resistance Junction to Case		0.21	°C/W	
$R_{\theta JA}$	Maximum Thermal Resistance Junction to Ambie	ent (Note 4)	40	°C/W	

### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FCH041N65F	FCH041N65F_F085	TO-247	-	-	30

#### Notes:

- 1: Current is limited by bondwire configuration.
- 2: Starting T<sub>J</sub> = 25°C, L = 18mH, I<sub>AS</sub> = 15A, V<sub>DD</sub> = 100V during inductor charging and V<sub>DD</sub> = 0V during time in avalanche. 3: I<sub>SD</sub> ≤ 38A, di/dt ≤ 200 A/us, V<sub>DD</sub> ≤ 380V, starting T<sub>J</sub> = 25°C.
- 4: R<sub>0,JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in<sup>2</sup> pad of 2oz copper.

Units

Max

Тур

# **Electrical Characteristics** T<sub>J</sub> = 25°C unless otherwise noted

**Parameter** 

Off Characteristics							
B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250μA, \	/ <sub>GS</sub> = 0V	650	-	-	V
I <sub>DSS</sub> Drair	Dunin to Course Lookens Current	V <sub>DS</sub> =650V,	$T_{J} = 25^{\circ}C$	-	-	10	μА
	Drain to Source Leakage Current	$V_{GS} = 0V$	$T_J = 150^{\circ} C(Note 5)$	-	-	1	mA
$I_{GSS}$	Gate to Source Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nA

**Test Conditions** 

Min

### **On Characteristics**

Symbol

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$		3.0	-	5.0	V
r <sub>DS(on)</sub> Drain to Source On Resistance	Drain to Source On Registance	I <sub>D</sub> = 38A,	$T_{\rm J} = 25^{\rm o}{\rm C}$	-	34	41	$m\Omega$
	$V_{GS} = 10V$	$T_J = 150^{\circ}C(Note 5)$	-	80	96	mΩ	

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	), OFI, ), OI,	-	10200	13566	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, f = 1MHz	-	10529	14004	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1111112	-	227	-	pF
C <sub>oss(eff)</sub>	Effective Output Capacitance	$V_{DS} = 0V \text{ to } 520V, V_{GS} = 0V$		843	-	pF
$R_g$	Gate Resistance	f = 1MHz		0.5	-	Ω
$Q_{g(ToT)}$	Total Gate Charge	V <sub>DD</sub> = 380V		234	304	nC
Q <sub>g(th)</sub>	Threshold Gate Charge			17	22	nC
$Q_{gs}$	Gate to Source Gate Charge	I <sub>D</sub> = 38A V <sub>GS</sub> = 10V	-	50	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge	1 .03 .3.	-	90	-	nC

# **Switching Characteristics**


t <sub>on</sub>	Turn-On Time		-	94	207	ns
t <sub>d(on)</sub>	Turn-On Delay Time		-	55	-	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 380V, I <sub>D</sub> = 38A,	-	39	-	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10V, R_{G} = 4.7\Omega$		183	-	ns
t <sub>f</sub>	Fall Time		-	8	-	ns
$t_{\rm off}$	Turn-Off Time		-	191	402	ns

### **Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Voltage	I <sub>SD</sub> = 38A, V <sub>GS</sub> = 0V	-	-	1.2	V
T <sub>rr</sub>	Reverse Recovery Time	$I_F = 38A$ , $dI_{SD}/dt = 100A/\mu s$	1	235	1	ns
Q <sub>rr</sub>	Reverse Recovery Charge	V <sub>DD</sub> = 480V	-	2.0	-	μС


#### Notes:

5: The maximum value is specified by design at  $T_J$  = 150°C. Product is not tested to this condition in production.



**Temperature** 

**Case Temperature** 



t, RECTANGULAR PULSE DURATION(s)
Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

# **Typical Characteristics**




Figure 5. Forward Bias Safe Operating Area




Figure 6. Transfer Characteristics




Figure 7. Forward Diode Characteristics




Figure 8. Saturation Characteristics




Figure 9. Saturation Characteristics




Figure 10. R<sub>DSON</sub> vs. Gate Voltage

## **Typical Characteristics**




Figure 11. Normalized R<sub>DSON</sub> vs. Junction Temperature




Figure 12. Normalized Gate Threshold Voltage vs. Temperature




Figure 13. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 14. Capacitance vs. Drain to Source Voltage




Figure 15. Gate Charge vs. Gate to Source Voltage




Figure 16. Eoss vs. Drain to Source Voltage

www.fairchildsemi.com




Figure 17. Gate Charge Test Circuit & Waveform




Figure 18. Resistive Switching Test Circuit & Waveforms






Figure 19. Unclamped Inductive Switching Test Circuit & Waveforms





## NOTES: UNLESS OTHERWISE SPECIFIED.

- A. PACKAGE REFERENCE: JEDEC TO-247, ISSUE E, VARIATION AB, DATED JUNE, 2004. B. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD
- FLASH, AND TIE BAR EXTRUSIONS.
- C. ALL DIMENSIONS ARE IN MILLIMETERS.
- D. DRAWING CONFORMS TO ASME Y14.5 1994

DOES NOT COMPLY JEDEC STANDARD VALUE F. DRAWING FILENAME: MKT-TO247A03\_REV03





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ F-PFS™ AttitudeEngine™ FRFET®

Global Power Resource<sup>SM</sup> Awinda<sup>®</sup> AX-CAP®\* GreenBridge™

BitSiC™ Green FPS™ Build it Now™ Green FPS™ e-Series™

CorePLUS™ Gmax™ CorePOWER™  $\mathsf{GTO}^{\mathsf{TM}}$ CROSSVOLT™ IntelliMAX™ CTL™ ISOPLANAR™

Current Transfer Logic™ Making Small Speakers Sound Louder

**DEUXPEED®** and Better™ Dual Cool™ MegaBuck™ EcoSPARK® MIČROCOUPLER™ EfficientMax™ MicroFET™

**ESBC™** MicroPak™ MicroPak2™ MillerDrive™ Fairchild® MotionMax™ Fairchild Semiconductor®

MotionGrid® FACT Quiet Series™ MTi<sup>®</sup> FACT<sup>®</sup> MTx® FastvCore™ MVN® FETBench™ mWSaver® FPS™ OptoHiT™ OPTOLOGIC® OPTOPLANAR®

Power Supply WebDesigner™ PowerTrench®

PowerXSTI

Programmable Active Droop™

OFFT QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM® STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™

SYSTEM SYSTEM

TinyBoost<sup>®</sup> TinyBuck<sup>®</sup> TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinvPower™ TinyPWM™ TinyWire™ TranSiC™

TriFault Detect™ TRUECURRENT®\* սSerDes™

UHC Ultra FRFET™ UniFET™ VCX™ VisualMax™

VoltagePlus™ XSTM. Xsens™ 仙童®

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

**-**®

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR <u>AIRCHILDSEMI.COM.</u> FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application - including life critical medical equipment - where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

## **ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Definition of Terms							
Datasheet Identification	Product Status	Definition					
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.					
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.					
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.					
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.					

Rev 177