## feATURES

1.22V Reference Output Voltage

- Small ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) Thermally Enhanced QFN

Package

## APPLICATIONS

- Handheld Computers
- Cordless Phones
- GPS Receivers
- Battery Backup Supplies


## DESCRIPTIOn

The LTC ${ }^{\circledR} 3421$ is a high efficiency, current mode, fixed frequency, step-up DC/DC converter with true output disconnect and inrush current limiting. The device includes a $0.10 \Omega \mathrm{~N}$-channel MOSFET switch and a $0.14 \Omega \mathrm{P}$-channel synchronous rectifier. This product has the ability to simply program the output voltage, switching frequency, current limit, soft-start, Burst Mode threshold and loop compensation with external passive components.
Quiescent current is only $12 \mu$ A during Burst Mode operation, maximizing battery life in portable applications. The oscillator frequency can be programmed up to 3MHz and can be synchronized to an external clock applied to the SYNC pin. An open-drain uncommitted low-battery comparator is included. The part maintains operation in applications with a secondary cell powering the output voltage during shutdown.

Other features include: $1 \mu$ A shutdown, antiringing control, thermal limit and reference output.

The LTC3421 is available in a small $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN package.
$\mathbf{\bigotimes}$, LTC and LT are registered trademarks of Linear Technology Corporation. Burst Mode is a registered trademark of Linear Technology Corporation.

## TYPICAL APPLICATION




## ABSOLUTE MAXIMUM RATINGS

(Note 1)
$V_{\text {IN }}, V_{\text {OUt }}$, Vouts Voltage $\qquad$ -0.3 V to 6 V
BURST, SHDN, SS, ENB, SW, LBO, LBI, SYNC Voltages $\qquad$ -0.3 V to 6 V
Operating Temperature Range
(Notes 2, 5) $\qquad$
$\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) $\qquad$
$\qquad$ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  |  |
| :---: | :---: |
|  |  |
|  |  |
| FB $\overline{1}\rfloor \mathrm{O}$ |  |
|  |  |
| $V_{\text {REF }} 3 \pm 1025$ |  |
|  |  |
| $\mathrm{R}_{T} 5$ |  |
| SS [6] ---------」 [13 PGND |  |
|  |  |
|  |  |
| UF PACKAGE <br> 24-LEAD ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) PLASTIC QFN |  |
|  |  |
| $\mathrm{T}_{\mathrm{Jmax}}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=40^{\circ} \mathrm{C} / \mathrm{W} 1$ LAYER BOARD, $\theta_{J A}=35^{\circ} \mathrm{C} / \mathrm{W} 4$ LAYER BOARD, $\theta_{\mathrm{JC}}=2.6^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| EXPOSED PAD IS GND (PIN 25) MUST BE SOLDERED TO PCB |  |
| ORDER PART NUMBER | LTC3421EUF |
| UF PART MARKING | 3421 |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
eLECTRICAL CHARACTERISTICS
The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=1.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=28 \mathrm{k}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum V ${ }_{\text {IN }}$ Start-Up Voltage | $\mathrm{L}_{\text {LOAD }}<1 \mathrm{~mA}$ |  |  | 0.88 | 1 | V |
| Minimum V ${ }_{\text {IN }}$ Operating Voltage | (Note 4) | $\bullet$ |  |  | 0.5 | V |
| Output Voltage Adjust Range |  | $\bullet$ | $\begin{aligned} & 2.25 \\ & 2.40 \end{aligned}$ |  | $\begin{aligned} & 5.25 \\ & 5.25 \end{aligned}$ | V |
| Feedback Voltage |  | $\bullet$ | 1.196 | 1.220 | 1.244 | V |
| Feedback Input Current | $\mathrm{V}_{\mathrm{FB}}=1.22 \mathrm{~V}$ |  |  | 1 | 50 | nA |
| Quiescent Current—Burst Mode Operation | $\begin{aligned} & V_{C}=0 V, \text { ENB }=0 \mathrm{~V} \text { (Note 3) } \\ & V_{C}=0 \mathrm{~V}, \mathrm{ENB}=2 \mathrm{~V}(\text { Note 3) } \end{aligned}$ |  |  | $\begin{aligned} & 12 \\ & 23 \end{aligned}$ | $\begin{aligned} & 20 \\ & 50 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Quiescent Current-Shutdown | $\begin{aligned} & \overline{\mathrm{SHDN}}=0 \mathrm{~V}, \mathrm{ENB}=0 \mathrm{~V} \\ & \overline{\mathrm{SHDN}}=0 \mathrm{~V}, \mathrm{ENB}>1.4 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.1 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Quiescent Current-Active | (Note 3) |  |  | 0.6 | 1.1 | mA |
| NMOS Switch Leakage |  |  |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| PMOS Switch Leakage |  |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| NMOS Switch On Resistance |  |  |  | 0.1 |  | $\Omega$ |
| PMOS Switch On Resistance |  |  |  | 0.14 |  | $\Omega$ |
| NMOS Current Limit | LIIM Resistor $=105 \mathrm{k}$ <br> $\mathrm{I}_{\text {LIM }}$ Resistor $=36.5 \mathrm{k}$ | $\bullet$ | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 4.2 \\ & \hline \end{aligned}$ |  | A |
| Max Duty Cycle |  | $\bullet$ | 84 | 91 |  | \% |
| Min Duty Cycle |  | $\bullet$ |  |  | 0 | \% |

ELECTRICAL CHARACTERISTICS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=28 \mathrm{k}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency Accuracy |  | $\bullet$ | 0.85 | 1 | 1.15 | MHz |
| SYNC Input High |  | $\bullet$ | 2.2 |  |  | V |
| SYNC Input Low |  | $\bullet$ |  |  | 0.8 | V |
| SYNC Input Current |  | $\bullet$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| ENB Input High |  | $\bullet$ | 1.2 |  |  | V |
| ENB Input Low |  | $\bullet$ |  |  | 0.4 | V |
| ENB Input Current |  | $\bullet$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\overline{\text { SHDN }}$ Input High | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V} \text { (Initial Start-Up) } \\ & V_{\text {OUT }}>2.4 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.00 \\ & 0.65 \end{aligned}$ |  |  | V |
| SHDN Input Low |  |  |  |  | 0.25 | V |
| $\overline{\text { SHDN }}$ Input Current |  | $\bullet$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| REF Output Voltage |  | $\bullet$ | 1.183 | 1.22 | 1.257 | V |
| REF Output Current Range |  |  | -100 |  | 8 | $\mu \mathrm{A}$ |
| Error Amp Transconductance |  |  |  | 45 |  | $\mu \mathrm{S}$ |
| LBI Threshold | Falling Edge | $\bullet$ | 0.58 | 0.6 | 0.62 | V |
| LBI Input Current |  | $\bullet$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| $\overline{\overline{\text { LBO }} \text { Low Voltage }}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=1 \mathrm{~mA} \\ & \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=20 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 12.0 \\ & 0.25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 0.5 \end{aligned}$ | mV V |
| LBO Leakage | $V_{\text {PGOOD }}=5.5 \mathrm{~V}$ |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| SS Current Source | $\mathrm{V}_{S S}=1 \mathrm{~V}$ |  | 1.2 | 2.4 | 5 | $\mu \mathrm{A}$ |
| BURST Threshold Voltage | Falling Edge |  | 0.87 | 0.97 | 1.07 | V |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: The LTC3421E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Specifications over the $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.
Note 3: Current is measured into the $\mathrm{V}_{\text {OUTS }}$ pin since the supply current is bootstrapped to the output. The current will reflect to the input supply by $\left(V_{\text {OUT }} / N_{\text {IN }}\right) \cdot$ Efficiency. The outputs are not switching.

Note 4: Once $\mathrm{V}_{\text {OUT }}$ is greater than 2.4 V , the IC is not dependent on the $\mathrm{V}_{\text {IN }}$ supply.
Note 5: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

## 



3421 G01



3421 G02


Efficiency vs $\mathrm{V}_{\mathrm{IN}}$



Li-Ion to 5V Efficiency


3421 G03
Inrush Current Control

Start-Up Voltage vs Output Current


## TYPICAL PERFORMAOCG CHARACTERISTICS (TA $_{A}=25^{\circ}$, unless otherwise specified)



## PIn fUnCTIOnS

FB (Pin 1): Feedback Pin. Connect resistor divider tap here. The output voltage can be adjusted from 2.4 V to 5.25 V . The feedback reference voltage is typically 1.220 V .

SHDN (Pin2): Shutdown Pin. Less than 0.25 V on this pin shuts down the IC. The IC is enabled when the SHDN voltage is greater than 1 V . Once $\mathrm{V}_{\text {OUT }}$ is above 2.2 V , hysteresis is applied to the pin ( -500 nA out of the pin) allowing it to operate at a logic high while the battery can drop to 0.5 V .
$V_{\text {REF }}$ (Pin 3 ): Buffered 1.22 V Reference Output. This pin
can source up to $100 \mu \mathrm{~A}$ and sink up to $8 \mu \mathrm{~A}$. This pin must
be decoupled with a $0.1 \mu \mathrm{~F}$ capacitor for stability.

ENB (Pin 4): Reference Output (VREF) and Low-Battery Comparator Enable. When ENB = Low, the $\mathrm{V}_{\text {REF }}$ output and low-battery comparator are disabled, which lowers the quiescent current by $5 \mu \mathrm{~A}$. When ENB = High, the VREF output and the low-battery comparator are enabled. During shutdown, if the ENB = High and the output voltage is pulled up to greater than 2.5 V from a secondary source such as a coin cell through a Schottky diode, the $\mathrm{V}_{\text {REF }}$ output and low-battery comparator becomes powered from the output voltage and enabled.

## PIn functions

$\mathrm{R}_{\boldsymbol{T}}$ (Pin 5): Connect a resistor to ground to program the oscillator frequency according to the formula:

$$
\mathrm{f}_{\mathrm{OSC}}=\frac{28,100}{\mathrm{R}_{\mathrm{T}}}
$$

where $f_{0 S C}$ is in $k H z$ and $R_{T}$ is in $k \Omega$.
SS (Pin 6): Soft-Start Pin. Connect a capacitor from this pin to ground to set the soft-start time according to the formula:

$$
\mathrm{t}(\mathrm{~ms})=\mathrm{C}_{\mathrm{ss}}(\mu \mathrm{~F}) \cdot 320
$$

The nominal soft-start charging current is $2.5 \mu \mathrm{~A}$. The active range of SS is from 0.8 V to 1.6 V .
SYNC (Pin 7): Oscillator Synchronization Pin. A clock pulse width of 100 ns to $2 \mu \mathrm{~s}$ is required to synchronize the internal oscillator. If not used SYNC should be grounded.
ILIM (Pin 8): Current Limit Adjust Pin. Connect a resistor from this pin to ground to set the peak current limit threshold for the N-channel MOSFET according to the formula (note that this is the peak current in the inductor):

$$
\mathrm{I}_{\mathrm{LIM}}=\frac{150}{\mathrm{R}}
$$

where I is in amps and R is in $\mathrm{k} \Omega$.
BURST (Pin 9): Burst Mode Threshold Adjust Pin. A resistor/capacitor combination from this pin to ground programs the average load current at which automatic Burst Mode operation is entered, according to the formula:

$$
\mathrm{R}_{\mathrm{BURST}}=\frac{2}{I_{\text {BURST }}}
$$

where R $_{\text {BURST }}$ is in $k \Omega$ and $I_{\text {BURST }}$ is in amps.

$$
C_{\text {BURST }} \geq \frac{C_{\text {OUT }} \cdot V_{\text {OUT }}}{10,000}
$$

where $\mathrm{C}_{\text {BURST(MIN) }}$ and $\mathrm{C}_{\text {OUT }}$ are in $\mu \mathrm{F}$.
For manual control of Burst Mode operation, ground the BURST pin to force Burst Mode operation or connect it to $V_{\text {Out }}$ to force fixed frequency PWM mode. Note that the BURST pin must not be pulled higher than $\mathrm{V}_{\text {OUT }}$.

GND(Pin10): Signal Ground Pin. Connect to ground plane near the $R_{T}$ resistor, error amp compensation components and feedback divider.

PGND (Pins 11 to 13): Source Terminal of Power Internal N-Channel MOSFET.
SW (Pins 14 to 16): Switch Pin for Inductor Connection. For applications where $\mathrm{V}_{\text {OUT }}>4.3 \mathrm{~V}$, a Schottky diode from SW to $\mathrm{V}_{\text {OUT }}$ or to a snubber circuit is required to maintain absolute maximum rating for SW. (see Application Circuits for 5 V ).
$\mathrm{V}_{\text {OUT }}$ (Pins 17, 19 and 20): The output of the synchronous rectifier and bootstrapped power source for the IC. A ceramic bypass capacitor is required to be very close to the $V_{\text {OUT }}$ and PGND pins of the IC.
$\mathrm{V}_{\text {OUTS }}$ (Pin 18): $\mathrm{V}_{\text {OUT }}$ Sense Pin. Connect $\mathrm{V}_{\text {OUTS }}$ directly to an output filter capacitor. The top of the feedback divider network should also be tied to this point.
$\mathrm{V}_{\mathrm{IN}}$ (Pin 21): Input Supply Pin. Connect this pin to the input supply and decouple with at least a $4.7 \mu \mathrm{~F}$ ceramic capacitor.
$\overline{\text { LBO (Pin 22): Open-Drain Output. This pin pulls low when }}$ the LBI input is below 0.6 V . The open-drain output can sink up to 20 mA . During Burst Mode operation $\overline{\mathrm{LBO}}$ is only active during the time the IC wakes up to service the output.
LBI (Pin 23): Low-Battery Comparator Input. Typical threshold voltage is 0.6 V with 30 mV hysteresis. This function is enabled when the ENB pin is high. The lowbattery comparator will operate off $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$, whichever is greater.
$\mathrm{V}_{\mathrm{C}}$ (Pin 24): Error Amp Output. A frequency compensation network is connected from this pin to ground to compensate the loop. See the section Compensating the Feedback Loop for guidelines.
Exposed Pad (Pin 25): Ground. This pin must be soldered to the PCB and is typically connected through the power GND plane.

LTC3421
BLOCK DIAGRAM


## operation

## LOW VOLTAGE START-UP

The LTC3421 includes an independent start-up oscillator designed to start-up at input voltages of 0.85 V typical. The frequency and peak current limit during start-up are internally controlled. The device can start-up under some load (see graph of Start-Up Current vs Input Voltage). Softstart and inrush current limiting are provided during startup as well as normal mode. The same soft-start capacitor is used for each operating mode.
When either $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$ exceeds 2.25 V , the IC enters normal operating mode. Once the output voltage exceeds the input by 0.3 V , the IC powers itself from $\mathrm{V}_{\text {OUT }}$ instead of $V_{I N}$. At this point the internal circuitry has no dependency on the $V_{\text {IN }}$ input voltage, eliminating the requirement for a large input capacitor. The input voltage candrop as low as 0.5 V without affecting circuit operation. The limiting factor for the application becomes the availability of the power source to supply sufficient energy to the output at the low voltages and the maximum duty cycle, which is clamped at $91 \%$ typical.

## LOW NOISE FIXED FREQUENCY OPERATION

## Shutdown

The part is shut down by pulling $\overline{\text { SHDN }}$ below 0.3 V , and activated by pulling the pin initially above 1 V and maintaining a high state down to 0.5 V . Note that the $\overline{\mathrm{SHDN}}$ pin can be driven above $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$ as long as it is limited to less than the absolute maximum rating.

## Soft-Start

The soft-starttime is programmed with an external capacitor to ground on the SS pin. An internal current source charges it with a nominal $2.5 \mu \mathrm{~A}$. The voltage on the SS pin (in conjunction with the external resistor on the $\mathrm{I}_{\text {LIM }} \mathrm{pin}$ ) is used to control the peak current limit until the voltage on the capacitor exceeds 1.6 V , at which point the external resistor sets the peak current. In the event of a commanded shutdown or a thermal shutdown, the capacitor is discharged automatically. Note that Burst Mode operation is inhibited during the soft-start time.

$$
\mathrm{t}(\mathrm{~ms})=\mathrm{C}_{S S}(\mu \mathrm{~F}) \cdot 320
$$

## Oscillator

The frequency of operation is set through a resistor from the $\mathrm{R}_{\mathrm{T}}$ pin to ground. An internally trimmed timing capacitor resides inside the IC. The oscillator can be synchronized with an external clock applied to the SYNC pin. When synchronizing the oscillator, the free running frequency must be set to an approximately $30 \%$ lower frequency than the desired synchronized frequency.

## Current Sensing

Lossless current sensing converts the peak current signal to a voltage to sum in with the internal slope compensation. This summed signal is compared to the error amplifier output to provide a peak current control command for the PWM. The slope compensation in the IC is adaptive to the input voltage and output voltage. Therefore, the converter provides the proper amount of slope compensation to ensure stability, but not an excess to cause a loss of phase margin in the converter.

## Error Amplifier

The error amplifier is a transconductance amplifier, with its positive input internally connected to the 1.22 V reference and its negative input connected to FB. A simple compensation network is placed from COMP to ground. Internal clamps limit the minimum and maximum error amplifier output voltage for improved large-signal transient response. During sleep (in Burst Mode operation), the compensation pin is high impedance; however, clamps limit the voltage on the external compensation network, preventing the compensation capacitor from discharging to zero during the sleep time.

## Current Limit

The programmable current limit circuit sets the maximum peak current. This clamp level is programmed with a resistor from I LIM to ground. In Burst Mode operation, the current limit is automatically set to a nominal value of 0.6 A peak for optimal efficiency.

$$
\mathrm{I}_{\mathrm{LIM}}=\frac{150}{\mathrm{R}}
$$

where I is in amps and R is in $\mathrm{k} \Omega$.

## OPERATION

## Zero Current Amplifier

The zero current amplifier monitors the inductor current to the output and shuts off the synchronous rectifier once the current is below 50 mA typical, preventing negative inductor current.

## Antiringing Control

The antiringing control places a resistor across the inductor to damp the ringing on the SW pin in discontinuous conduction mode. The $\mathrm{L} C_{S W}$ ringing ( $\mathrm{L}=$ inductor, $\mathrm{C}_{\text {SW }}=$ capacitance on SW pin) is low energy, but can cause EMI radiation.

## $V_{\text {REF }}$

The internal 1.22 V reference is buffered and brought out to REFOUT. It is active when the ENB pin is pulled high (above 1.4 V ). For stability, a minimum of a $0.1 \mu \mathrm{~F}$ capacitor must be placed on the pin. The output can source up to $100 \mu A$ and sink up to $8 \mu A$. For the lowest possible quiescent current in Burst Mode operation, the reference output should be disabled by grounding the ENB pin.

## Burst Mode OPERATION

Burst Mode operation can be automatic or user controlled. In automatic operation, the IC will automatically enter Burst Mode operation at light load and return to fixed frequency PWM mode for heavier loads. The user can program the average load current at which the mode transition occurs using a single resistor.
The oscillator is shut down in this mode, since the on time is determined by the time it takes the inductor current to reach a fixed peak current and the off time is determined by the time it takes for the inductor current to return to zero.

In Burst Mode operation, the IC delivers energy to the output until it is regulated and then goes into a sleep mode where the outputs are off and the IC is consuming only $12 \mu \mathrm{~A}$ of quiescent current. In this mode, the output ripple has a variable frequency component with load current and will be typically $2 \%$ peak-peak. This maximizes efficiency at very light loads by minimizing switching and quiescent losses. Burst Mode ripple can be reduced slightly by
increasing the output capacitance. Another method of reducing Burst Mode ripple is to place a small feedforward capacitor across the upper resistor in the $\mathrm{V}_{\text {OUT }}$ feedback divider network.

During Burst Mode operation, the $\mathrm{V}_{\mathrm{C}}$ pin is disconnected from the error amplifier in an effort to hold the voltage on the external compensation network where it was before entering Burst Mode operation. To minimize the effects of leakage current and stray resistance, voltage clamps limit the min and max voltage on $\mathrm{V}_{C}$ during Burst Mode operation. This minimizes the transient experienced when a heavy load is suddenly applied to the converter after being in Burst Mode operation for an extended period of time.
For automatic operation, an RC network should be connected from BURST to ground. The value of the resistor will control the average load current (IBURST) at which Burst Mode operation will be entered and exited (there is hysteresis to prevent oscillation between modes). The equation given for the capacitor on BURST is for the minimum value to prevent ripple on BURST from causing the part to oscillate in and out of Burst Mode operation at the current where the mode transition occurs.

$$
\mathrm{R}_{\text {BURST }}=\frac{2}{I_{\text {BURST }}}
$$

where $\mathrm{R}_{\text {BURST }}$ is in $\mathrm{k} \Omega$ and $I_{\text {BURST }}$ is in amps.

$$
C_{\text {BURST }} \geq \frac{C_{\text {OUT }} \cdot V_{\text {OUT }}}{10,000}
$$

where $\mathrm{C}_{\text {BURST(MIN) }}$ and $\mathrm{C}_{\text {OUt }}$ are in $\mu \mathrm{F}$.
In the event that a sudden load transient causes FB to deviate by more than $4 \%$ from the regulation value, an internal pull-up is applied to BURST, forcing the part quickly out of Burst Mode operation. For optimum transient response when going between Burst Mode operation and PWM mode, the mode should be controlled manually by the host. This way PWM mode can be commanded before the load step occurs, minimizing output voltage droop. For manual control of Burst Mode operation, the RC network can be eliminated. To force fixed frequency PWM mode, BURST should be connected to Vout. To force Burst Mode operation, BURST should be grounded.

## LTC3421

## OPERATION

Simplified Diagram of Automatic Burst Mode Control Circuit


The circuit connected to BURST should be able to sink or source up to 2 mA . Note that Burst Mode operaton is inhibited during start-up and soft-start.
Note that if $\mathrm{V}_{\text {IN }}$ is above $\mathrm{V}_{\text {OUT }}-0.3 \mathrm{~V}$, the part will exit Burst Mode operation and the synchronous rectifier will be disabled.

Note that if the load applied during forced Burst Mode operation exceeds the current that can be supplied, the output voltage will start to droop and the part will automatically come out of BurstMode operation and enter fixed frequency mode, raising $\mathrm{V}_{\text {OUT }}$. The maximum current that can be supplied in Burst Mode operation is given by:

$$
\mathrm{I}_{0(\mathrm{MAX})}=\frac{0.55}{2 \cdot \frac{1+\left(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}\right)}{V_{\text {IN }}}} \text { in amps }
$$

## OUTPUT DISCONNECT AND INRUSH LIMITING

The LTC3421 is designed to allow true output disconnect by eliminating body diode conduction of the internal P-channel MOSFET rectifier. This allows $\mathrm{V}_{\text {Out }}$ to go to zero volts during shutdown without drawing any current from the input source. It also allows for inrush current limiting at turn-on, minimizing surge currents seen by the input supply. Note that to obtain the advantages of output

## OPERATION

disconnect, there must not be any external Schottky diodes connected between the SW pins and $\mathrm{V}_{\text {OUT }}$.

Note: Board layout is extremely critical to minimize voltage overshoot on the SW pins due to stray inductance. Keep the output filter capacitors as close as possible to the
$V_{\text {Out }}$ pins and use very low ESR/ESL ceramic capacitors, tied to a good ground plane. In $\mathrm{V}_{\text {OUT }}>4.3 \mathrm{~V}$ applications, a Schottky diode is required from the switch nodes to $\mathrm{V}_{\text {OUT }}$ to limit the peak switch voltage to less than 6 V unless some form of external snubbing is employed. (See 5V Applications section.)

## APPLICATIONS InFORMATION

COMPONENT SELECTION


The high frequency operation of the LTC3421 allows the use of small surface mount inductors. The minimum inductance value is proportional to the operating frequency and is limited by the following constraints:

$$
\left.L>\frac{3}{f} \text { and } L>\frac{V_{\operatorname{IN}(\text { MIN })} \bullet\left(V_{\text {OUT }}(\mathrm{MAX})\right.}{}-\mathrm{V}_{\operatorname{IN}(\mathrm{MIN})}\right)
$$

## APPLICATIONS InFORMATION

## Output Capacitor Selection

The output voltage ripple has two components to it. The bulk value of the capacitor is set to reduce the ripple due to charge into the capacitor each cycle. The maximum ripple due to charge is given by:

$$
V_{\text {RBULK }}=\frac{I_{P} \cdot V_{\text {IN }}}{C_{\text {OUT }} \cdot V_{\text {OUT }} \cdot f}
$$

where $\mathrm{I}_{\mathrm{P}}=$ peak inductor current.
The ESR (equivalent series resistance) is usually the most dominant factor for ripple in most power converters. The ripple due to capacitor ESR is simply given by:

$$
V_{\text {RCESR }}=I_{P} \bullet C_{E S R}
$$

where $\mathrm{C}_{\mathrm{ESR}}=$ capacitor series resistance .
Low ESR capacitors should be used to minimize output voltage ripple. For surface mount applications, AVX TPS series tantalum capacitors, Sanyo POSCAP or Taiyo Yuden ceramic capacitors are recommended. For through-hole applications, Sanyo OS-CON capacitors offer low ESR in a small package size.

In some layouts it may be necessary to place a $1 \mu$ F low ESR ceramic capacitor as close to the $\mathrm{V}_{\text {OUT }}$ and GND pins as possible.

## Input Capacitor Selection

The input filter capacitor reduces peak currents drawn from the input source and reduces input switching noise. Since the IC can operate at voltages below 0.5 V once the output is regulated, the demand on the input capacitor is much less. In most applications $1 \mu \mathrm{~F}$ per amp of peak input current is recommended. Taiyo Yuden offers very low ESR ceramic capacitors, for example the $1 \mu \mathrm{~F}$ in a 0603 case (JMK107BJ105MA).
Table 2. Capacitor Vendor Information

| SUPPLIER | PHONE | FAX | WEB SITE |
| :--- | :--- | :--- | :--- |
| AVX | (803) 448-9411 | (803) 448-1943 | www.avxcorp.com |
| Sanyo | (619) 661-6322 | (619) 661-1055 | www.sanyovideo.com |
| TDK | (847) 803-6100 | (847) 803-6296 | www.component.tdk.com |
| Murata | USA: | USA: | www.murata.com |
|  | (814) 237-1431 <br> (800) 831-9172 | (814) 238-0490 |  |
| Taiyo Yuden | (408) 573-4150 | (408) 573-4159 | www.t-yuden.com |

## Operating Frequency Selection

There are several considerations in selecting the operating frequency of the converter. The first is, which are the sensitive frequency bands that cannot tolerate any spectral noise? The second consideration is the physical size of the converter. As the operating frequency goes up, the inductor and filtercapacitors go down in value and size. The trade off is in efficiency since the switching losses due to gate charge are going up proportional with frequency.
Another operating frequency consideration is whether the application can allow "pulse skipping." In this mode, the minimum on time of the converter cannot support the duty cycle, so the converter ripple will go up and there will be a low frequency component of the output ripple. In many applications where physical size is the main criterion, running the converter in this mode is acceptable. In applications where it is preferred not to enter this mode, the maximum operating frequency is given by:

$$
\mathrm{f}_{\text {MAX_NOSKIP }}=\frac{\mathrm{V}_{\text {OUT }}-V_{\text {IN }}}{V_{\text {OUT }} \bullet \mathrm{t}_{\text {ON(MIN }}} \mathrm{Hz}
$$

where $\mathrm{t}_{\mathrm{ON}(\text { MIN })}=$ minimum on time $=120 \mathrm{~ns}$.

## Thermal Considerations

To deliver the power that the LTC3421 is capable of, it is imperative that a good thermal path be provided to dissipate the heat generated within the package. This can be accomplished by taking advantage of the large thermal pad on the underside of the IC. It is recommended that multiple vias in the printed circuit board be used to conduct heat away from the IC and into a copper plane with as much area as possible. In the event that the junction temperature gets too high, the peak current limit will automatically be decreased. Ifthe junction temperature continues to rise, the part will go into thermal shutdown, and all switching will stop until the temperature drops.

## $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {OUT }}$ Operation

The LTC3421 will maintain voltage regulation when the input voltage is above the output voltage. This is achieved by terminating the switching on the synchronous PMOS and applying $\mathrm{V}_{\text {IN }}$ statically on the gate. This will ensure the

## APPLICATIONS INFORMATION

volts • seconds of the inductor will reverse during the time current is flowing to the output. Since this mode will dissipate more power in the IC, the maximum output current is limited in order to maintain an acceptable junction temperature.

$$
\mathrm{I}_{\text {OUT(MAX })}=\frac{125-\mathrm{T}_{\mathrm{A}}}{40 \cdot\left(\left(\mathrm{~V}_{\text {IN }}+1.5\right)-\mathrm{V}_{\text {OUT }}\right)}
$$

where $\mathrm{T}_{\mathrm{A}}=$ ambient temperature.
For example at $\mathrm{V}_{I N}=4.5 \mathrm{~V}$ and $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, the maximum output current is 370 mA .

## Short Circuit

The LTC3421 output disconnect feature allows output short circuit while maintaining a maximum set current limit. The IC has incorporated internal features such as current limit and thermal shutdown for protection from an excessive overload or short circuit. In applications that require a prolonged short circuit, it is recommended to limit the power dissipation in the IC to maintain an acceptable junction temperature. The circuit in Figure 2 will limit the maximum current during a prolonged short by reducing the current limit value in a short circuit by disconnecting R2 with the N-channel MOSFET switch. R3 and C1 provide a soft-start function after a short circuit. Resistor R1 lowers the current limit value as $\mathrm{V}_{\text {IN }}$ rises, maintaining a relatively constant power. The current limit equation for the circuit in Figure 2 is given by:

$$
\mathrm{L}_{\text {LIMIT }}=\left(\frac{0.6}{R_{\text {LIM }}}-\frac{V_{\text {IN }}-0.6}{R 1}\right) \cdot 250
$$

where $\mathrm{I}_{\text {LIMIT }}$ is in Amps ; $\mathrm{R}_{\text {LIM }}$ and R 1 are in $\mathrm{k} \Omega$.


Figure 2. Current Limit Foldback Circuit for Extended Short Conditions

## Closing the Feedback Loop

The LTC3421 uses current mode control with internal adaptive slope compensation. Current mode control eliminates the 2nd order filter due to the inductor and output capacitor exhibited in voltage mode controllers, and simplifies it to a single pole filter response. The product of the modulator control to output DC gain and the error amp open-loop gain gives the DC gain of the system:

$$
\begin{aligned}
& G_{D C}=G_{\text {CONTROL_OUTPUT }} \cdot G_{E A} \cdot \frac{V_{\text {REF }}}{V_{\text {OUT }}} \\
& G_{\text {CONTROL }}=\frac{2 \cdot V_{\text {IN }}}{I_{\text {OUT }}}, G_{E A} \approx 2000
\end{aligned}
$$

The output filter pole is given by:

$$
\mathrm{f}_{\text {FILTER_POLE }}=\frac{\mathrm{I}_{\text {OUT }}}{\pi \cdot \mathrm{V}_{\mathrm{OUT}} \cdot \mathrm{C}_{\mathrm{OUT}}}
$$

where $\mathrm{C}_{\text {OUt }}$ is the output filter capacitor.
The output filter zero is given by:

$$
\mathrm{f}_{\text {FILTER_ZERO }}=\frac{1}{2 \bullet \pi \bullet \mathrm{R}_{\text {ESR }} \bullet \mathrm{C}_{0 U T}}
$$

where $R_{E S R}$ is the capacitor equivalent series resistance. A troublesome feature of the boost regulator topology is the right-half plane zero (RHP) and is given by:

$$
\mathrm{f}_{\mathrm{RHPZ}}=\frac{\mathrm{V}_{\text {IN }}{ }^{2}}{2 \cdot \pi \cdot \mathrm{I}_{\mathrm{OUT}} \bullet \mathrm{~L}}
$$

At heavy loads this gain increase with phase lag can occur at a relatively low frequency. The Ioop gain is typically rolled off before the RHP zero frequency.
The typical error amp compensation is shown in Figure 3. The equations for the loop dynamics are as follows:
$f_{\text {POLE } 1} \approx \frac{1}{2 \cdot \pi \cdot 20 \mathrm{e} 6 \bullet \mathrm{C}_{\mathrm{C}}}$ which is extremely close to DC
$\mathrm{f}_{\mathrm{ZER} 01} \approx \frac{1}{2 \cdot \pi \cdot \mathrm{R}_{\mathrm{Z}} \cdot \mathrm{C}_{\mathrm{C} 1}}$
$\mathrm{f}_{\text {POLE2 }} \approx \frac{1}{2 \bullet \pi \cdot \mathrm{R}_{Z} \cdot \mathrm{C}_{\mathrm{C} 2}}$


Figure 3

## TYPICAL APPLICATION

## 5V Applications

When the output voltage is programmed above 4.3 V it is necessary to add a Schoftky diode either from SW to $V_{\text {OUT }}$, or to a snubber n\&twork in order to maintain an acceptable peak voltage on SW. The Schottky to the
output will provide a peak efficiency improvement but will negate the output disconnect feature. If output disconnect is required, the Schottky to an active snubber network is suggested as shown in Figure 4.


Li-Ion to 5V Efficiency


Figure 4. Lithium-Ion to 5 V at 1A Application with an Active Snubber Circuit

## PACKAGE DESCRIPTION

UF Package
24-Lead Plastic QFN (4mm $\times 4 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1697)


BOTTOM VIEW-EXPOSED PAD


NOTE:

1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WGGD-X)—TO BE APPROVED
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE, IF PRESENT
4. EXPOSED PAD SHALL BE SOLDER PLATED
5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE
6. DRAWING NOT TO SCALE

## TYPICAL APPLICATION

Single Cell to 3.3 V at 500 mA with Secondary Cell Backup During Shutdown. LOWBAT and $\mathrm{V}_{\text {REF }}$ Output are Enabled


Single Cell to 3.3V Efficiency


## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT1371/LT1371HV | 3A (Isw), 500kHz, High Efficiency Step-Up DC/DC Converters | $\mathrm{V}_{\text {IN }}: 2.7 \mathrm{~V}$ to $30 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}: 35 \mathrm{~V} / 42 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 4 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}:<12 \mu \mathrm{~A}$, DD, TO220-7, S20 |
| LTC3400/LTC3400B | 600 mA (Isw), 1.2MHz, Synchronous Step-Up DC/DC Converters | $92 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}$ : 0.85 V to $5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}: 5 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 19 \mu \mathrm{~A} / 300 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}$, ThinSOT |
| LTC3401 | 1A (Isw), 3MHz, Synchronous Step-Up DC/DC Converter | $97 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 0.5 \mathrm{~V}$ to 5 V , $\mathrm{V}_{\text {OUT(MAX) }}: 5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 38 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}, \mathrm{MS} 10$ |
| LTC3402 | 2A (Isw), 3MHz, Synchronous Step-Up DC/DC Converter | $97 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 0.5 \mathrm{~V}$ to $5 \mathrm{~V}, \mathrm{~V}_{\text {OUt(max) }}: 5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 38 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}, \mathrm{MS} 10$ |
| LTC3425 | 5A (Isw), 8MHz, 4-Phase Synchronous Step-Up DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }} 0.5 \mathrm{~V}$ to 4.5 V , $\mathrm{V}_{\text {OUT(MAX) }}: 5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 12 \mu \mathrm{~A}$, 8MHz, Low Ripple in QFN |

