# CAT9555

# 16-bit I<sup>2</sup>C and SMBus I/O Port with Interrupt

DNDUCTOR, INC Beyond Memory"



# FEATURES

- 400kHz I<sup>2</sup>C bus compatible<sup>(1)</sup>
- 2.3V to 5.5V operation
- Low stand-by current
- 5V tolerant I/Os
- 16 I/O pins that default to inputs at power-up
- High drive capability
- Individual I/O configuration
- Polarity inversion register
- Active low interrupt output
- Internal power-on reset
- No glitch on power-up
- Noise filter on SDA/SCL inputs
- Cascadable up to 8 devices
- Industrial temperature range
- RoHS-compliant 24-lead SOIC and TSSOP, and 24-pad TQFN (4 x 4mm) packages

# **APPLICATIONS**

- White goods (dishwashers, washing machines)
- Handheld devices (cell phones, PDAs, digital cameras)
- Data Communications (routers, hubs and servers)

# DESCRIPTION

The CAT9555 is a CMOS device that provides 16-bit parallel input/output port expansion for I<sup>2</sup>C and SMBus compatible applications. These I/O expanders provide a simple solution in applications where additional I/Os are needed: sensors, power switches, LEDs, pushbuttons, and fans.

The CAT9555 consists of two 8-bit Configuration ports (input or output), Input, Output and Polarity inversion registers, and an I<sup>2</sup>C/SMBus-compatible serial interface.

Any of the sixteen I/Os can be configured as an input or output by writing to the configuration register. The system master can invert the CAT9555 input data by writing to the active-high polarity inversion register.

The CAT9555 features an active low interrupt output which indicates to the system master that an input state has changed.

The three address input pins provide the device's extended addressing capability and allow up to eight devices to share the same bus. The fixed part of the I<sup>2</sup>C slave address is the same as the CAT9554, allowing up to eight of these devices in any combination to be connected on the same bus.

## For Ordering Information details, see page 16.

# BLOCK DIAGRAM<sup>(2)</sup>



#### Notes:

(1) Catalyst Semiconductor is licensed by Philips Corporation to carry the I<sup>2</sup>C Bus Protocol.

(2) All I/Os are set to inputs at RESET



# **PIN CONFIGURATION**





# **PIN DESCRIPTION**

SOIC / TSSOP	TQFN	Pin Name	Function
1	22	INT	Interrupt Output (open drain)
2	23	A1	Address Input 1
3	24	A2	Address Input 2
4-11	1-8	I/O <sub>0.0</sub> - I/O <sub>0.7</sub>	I/O Port 0.0 to I/O Port 0.7
12	9	V <sub>SS</sub>	Ground
13-20	10-17	I/O <sub>1.0</sub> - I/O <sub>1.7</sub>	I/O Port 1.0 to I/O Port 1.7
21	18	A0	Address Input 0
22	19	SCL	Serial Clock
23	20	SDA	Serial Data
24	21	V <sub>CC</sub>	Power Supply



# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Parameters	Ratings	Units
V <sub>CC</sub> with Respect to Ground	-0.5 to +6.5	V
Voltage on Any Pin with Respect to Ground	-0.5 to +5.5	V
DC Current on I/O <sub>1.0</sub> to I/O <sub>1.7</sub> , I/O <sub>0.0</sub> to I/O <sub>0.7</sub>	±50	mA
DC Input Current	±20	mA
V <sub>CC</sub> Supply Current	160	mA
V <sub>SS</sub> Supply Current	200	mA
Package Power Dissipation Capability ( $T_A = 25^{\circ}C$ )	1.0	W
Junction Temperature	+150	°C
Storage Temperature	-65 to +150	°C

# **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Reference Test Method	Min	Units
V <sub>ZAP</sub> <sup>(2)</sup>	ESD Susceptibility	JEDEC Standard JESD 22	2000	Volts
I <sub>LTH</sub> <sup>(2)</sup>	Latch-up	JEDEC JESD78A	100	mA

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
 This parameter is tested initially and after a design or process change that affects the parameter.



# **D.C. OPERATING CHARACTERISTICS**

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Supplies						-
V <sub>CC</sub>	Supply voltage		2.3	_	5.5	V
I <sub>CC</sub>	Supply current	Operating mode; V <sub>CC</sub> = 5.5V; no load; f <sub>SCL</sub> = 100kHz	—	135	200	μA
I <sub>stbl</sub>	Standby current	Standby mode; $V_{CC}$ = 5.5V; no load; $V_I$ = $V_{SS}$ ; $f_{SCL}$ = 0kHz; I/O = inputs	_	1.1	1.5	mA
I <sub>stbh</sub>	Standby current	Standby mode; $V_{CC}$ = 5.5V; no load; V <sub>I</sub> = V <sub>CC</sub> ; f <sub>SCL</sub> = 0kHz; I/O = inputs	_	0.75	1	μA
$V_{POR}$	Power-on reset voltage	No load; $V_1 = V_{CC}$ or $V_{SS}$	—	1.5	1.65	V
SCL, SD	A, INT		•	•	•	
$V_{IL}^{(1)}$	Low level input voltage		-0.5	—	$0.3 \times V_{CC}$	V
$V_{IH}^{(1)}$	High level input voltage		$0.7 \text{ x V}_{CC}$	_	5.5	V
I <sub>OL</sub>	Low level output current	V <sub>OL</sub> = 0.4V	3	_	_	mA
ΙL	Leakage current	$V_1 = V_{CC} = V_{SS}$	1–	_	+1	μA
$C_{I}^{(2)}$	Input capacitance	$V_1 = V_{SS}$	_	_	6	pF
$C_{O}^{(2)}$	Output capacitance	$V_{O} = V_{SS}$	_	_	8	pF
A0, A1, A	2					•
$V_{IL}^{(1)}$	Low level input voltage		-0.5	_	$0.3 \times V_{CC}$	V
$V_{IH}^{(1)}$	High level input voltage		$0.7 \text{ x V}_{CC}$	_	5.5	V
ILI	Input leakage current		-1	_	1	μA
I/Os			•	•	•	
V <sub>IL</sub>	Low level input voltage		-0.5	—	$0.3 \times V_{CC}$	V
V <sub>IH</sub>	High level input voltage		$0.7 \text{ x V}_{CC}$	_	5.5	V
		$V_{OL} = 0.5V;$ $V_{CC} = 23V$ to $5.5V^{(3)}$	8	8 to 20		mA
I <sub>OL</sub>	Low level output current	$V_{OL} = 0.7V;$ $V_{CC} = 2.3V$ to $5.5V^{(3)}$	10	10 to 24		mA
		$I_{OH} = -8 \text{ mA}; V_{CC} = 2.3 V^{(4)}$	1.8	_	_	V
		$I_{OH}$ = -10 mA; $V_{CC}$ = 2.3V <sup>(4)</sup>	1.7	_	_	V
		$I_{OH}$ = -8 mA; $V_{CC}$ = 3.0V <sup>(4)</sup>	2.6	_	_	V
V <sub>OH</sub>	High level output voltage	$I_{OH}$ = -10 mA; $V_{CC}$ = 3.0V <sup>(4)</sup>	2.5	_	_	V
		$I_{OH}$ = -8 mA; $V_{CC}$ = 4.75V <sup>(4)</sup>	4.1	_	_	V
		I <sub>OH</sub> = -10mA; V <sub>CC</sub> = 4.75V <sup>(4)</sup>	4.0	_	_	V
I <sub>IH</sub>	Input leakage current	$V_{CC} = 3.6V; V_{I} = V_{CC}$	—	—	1	μA
IIL	Input leakage current	$V_{CC} = 5.5V; V_{I} = V_{SS}$	—	—	-100	μA
C1 <sup>(2)</sup>	Input capacitance		—	—	5	pF
$C_{0}^{(2)}$	Output capacitance			_	8	рF

 $V_{CC} = 2.3V$  to 5.5V;  $V_{SS} = 0V$ ;  $T_{A} = -40^{\circ}$ C to +85°C, unless otherwise specified.

#### Notes:

(4) The total current sourced by all I/Os must be limited to 160mA.

<sup>(1)</sup>  $V_{IL}$  min and  $V_{IH}$  max are reference values only and are not tested. (2) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested. (3) Each I/Os must be externally limited to a maximum of 25mA and each octal (I/O<sub>0.0</sub> to I/O<sub>0.7</sub> and I/O<sub>1.0</sub> to I/O<sub>1.7</sub>) must be limited to a maximum current of 100mA for a device total of 200mA.

# A.C. CHARACTERISTICS

Symbol	Parameter	Min	Мах	Units					
f <sub>SCL</sub>	Clock Frequency		400	kHz					
t <sub>SP</sub>	Input Filter Spike Suppression (SDA, SCL)		50	ns					
t <sub>LOW</sub>	Clock Low Period	1.3		μs					
t <sub>HIGH</sub>	Clock High Period	0.6		μs					
t <sub>R</sub> <sup>(2)</sup>	SDA and SCL Rise Time	20	300	ns					
t <sub>F</sub> <sup>(2)</sup>	SDA and SCL Fall Time	20	300	ns					
t <sub>HD:STA</sub>	Start Condition Hold Time	0.6		μs					
t <sub>SU:STA</sub>	Start Condition Setup Time (for a Repeated Start)	0.6		μs					
t <sub>HD:DAT</sub>	Data Input Hold Time	0		ns					
t <sub>SU:DAT</sub>	Data In Setup Time	100		ns					
t <sub>su:sto</sub>	Stop Condition Setup Time	0.6		μs					
t <sub>AA</sub>	SCL Low to Data Out Valid		900	ns					
t <sub>DH</sub>	Data Out Hold Time	50		ns					
t <sub>BUF</sub> <sup>(2)</sup>	Time the Bus must be Free Before a New Transmission Can Start	1.3		μs					
Port Timing	l								
t <sub>PV</sub>	Output Data Valid		200	ns					
t <sub>PS</sub>	Input Data Setup Time	100		ns					
t <sub>PH</sub>	Input Data Hold Time	1		μs					
Interrupt Ti	Interrupt Timing								
t <sub>IV</sub>	Interrupt Valid		4	μs					
t <sub>IR</sub>	Interrupt Reset		4	μs					

 $V_{CC}$  = 2.3V to 5.5V;  $T_A$  = -40°C to +85°C, unless otherwise specified.<sup>(1)</sup>

Notes:

(1) Test conditions according to "AC Test Conditions" table.

(2) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.



# A.C. TEST CONDITIONS

Input Rise and Fall time	≤ 10ns
CMOS Input Voltages	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub>
CMOS Input Reference Voltages	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>
Output Reference Voltages	0.5V <sub>CC</sub>
Output Load: SDA, INT	Current Source $I_{OL}$ = 3mA; $C_L$ = 100pF
Output Load: I/Os	Current Source: $I_{OL}/I_{OH}$ = 10mA; C <sub>L</sub> = 50pF



Figure 1. I<sup>2</sup>C Serial Interface Timing



# **PIN DESCRIPTION**

## SCL: Serial Clock

The serial clock input clocks all data transferred into or out of the device. The SCL line requires a pull-up resistor if it is driven by an open drain output.

## SDA: Serial Data/Address

The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs. A pull-up resistor must be connected from SDA line to  $V_{CC}$ . The value of the pull-up resistor,  $R_P$ , can be calculated based on minimum and maximum values from Figure 2 and Figure 3 (see Note).

## A0, A1, A2: Device Address Inputs

These inputs are used for extended addressing capability. The A0, A1, A2 pins should be hardwired to  $V_{CC}$  or  $V_{SS}$ . When hardwired, up to eight CAT9555s may be addressed on a single bus system. The levels on these inputs are compared with corresponding bits, A2, A1, A0, from the slave address byte.

## I/O<sub>0.0</sub> to I/O<sub>0.7</sub>, I/O<sub>1.0</sub> to I/O<sub>1.7</sub>: Input / Output Ports

Any of these pins may be configured as input or output. The simplified schematic of  $I/O_0$  to  $I/O_7$  is shown in Figure 4. When an I/O is configured as an input, the Q1 and Q2 output transistors are off creating a high impedance input with a weak pull-up resistor (typical 100k $\Omega$ ). If the I/O pin is configured as an output, the push-pull output stage is enabled. Care should be taken if an external voltage is applied to an I/O pin configured as an output due to the low impedance paths that exist between the pin and either V<sub>CC</sub> or V<sub>SS</sub>.



Figure 2. Minimum R<sub>P</sub> as a Function of Supply Voltage

Figure 3. Maximum R<sub>P</sub> Value versus Bus Capacitance

**Note:** According to the Fast Mode I<sup>2</sup>C bus specification, for bus capacitance up to 200pF, the pull up device can be a resistor. For bus loads between 200pF and 400pF, the pull-up device can be a current source (Imax = 3mA) or a switched resistor circuit.



## **INT**: Interrupt Output

The open-drain interrupt output is activated when one of the port pins configured as an input changes state (differs from the corresponding input port register bit state). The interrupt is deactivated when the input returns to its previous state or the input port register is read. Since there are two 8-bit ports that are read independently, the interrupt caused by Port 0 will not be cleared by a read of Port 1, or vice versa.

Changing an I/O from an output to an input may cause a false interrupt if the state of the pin does not match the contents of the input port register.



Figure 4. Simplified Schematic of I/Os

# **FUNCTIONAL DESCRIPTION**

The CAT9555 general purpose input/output (GPIO) peripheral provides up to sixteen I/O ports, controlled through an I<sup>2</sup>C compatible serial interface

The CAT9555 supports the I<sup>2</sup>C Bus data transmission protocol. This Inter-Integrated Circuit Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. The CAT9555 operates as a Slave device. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated.

### **I<sup>2</sup>C BUS PROTOCOL**

The features of the I<sup>2</sup>C bus protocol are defined as follows:

- (1) Data transfer may be initiated only when the bus is not busy.
- (2) During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition (Figure 5).

## START AND STOP CONDITIONS

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT9555 monitors the

SDA and SCL lines and will not respond until this condition is met.

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

#### **DEVICE ADDRESSING**

After the bus Master sends a START condition, a slave address byte is required to enable the CAT9555 for a read or write operation. The four most significant bits of the slave address are fixed as binary 0100 (Figure 6). The CAT9555 uses the next three bits as address bits.

The address bits A2, A1 and A0 are used to select which device is accessed from maximum eight devices on the same bus. These bits must compare to their hardwired input pins. The 8th bit following the 7-bit slave address is the R/W bit that specifies whether a read or write operation is to be performed. When this bit is set to "1", a read operation is initiated, and when set to "0", a write operation is selected.

Following the START condition and the slave address byte, the CAT9555 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The CAT9555 then performs a read or a write operation depending on the state of the R/W bit.



SELECTABLE

#### Figure 6. CAT9555 Slave Address



## ACKNOWLEDGE

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data. The SDA line remains stable LOW during the HIGH period of the acknowledge related clock pulse (Figure 7).

The CAT9555 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each data byte.

When the CAT9555 begins a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT9555 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition. The master must then issue a stop condition to return the CAT9555 to the standby power mode and place the device in a known state.

### **REGISTERS AND BUS TRANSACTIONS**

The CAT9555 internal registers and their address and function are shown in Table 1.

Command (hex)	Register
0h	Input Port 0
1h	Input Port 1
2h	Output Port 0
3h	Output Port 1
4h	Polarity Inversion Port 0
5h	Polarity Inversion Port 1
6h	Configuration Port 0
7h	Configuration Port 1

### Table 1. Register Command Byte

The command byte is the first byte to follow the device address byte during a write/read bus transaction. The register command byte acts as a pointer to determine which register will be written or read.

The input port register is a read only port. It reflects the incoming logic levels of the I/O pins, regardless of whether the pin is defined as an input or an output by the configuration register. Writes to the input port register are ignored.

#### Table 2. Registers 0 and 1 – Input Port Registers

bit	0.7	I <sub>0.6</sub>	0.5	I <sub>0.4</sub>	I <sub>0.3</sub>	I <sub>0.2</sub>	<b>I</b> 0.1	I <sub>0.0</sub>
default	Х	Х	Х	Х	Х	Х	Х	Х
bit	I <sub>1.7</sub>	I <sub>1.6</sub>	I <sub>1.5</sub>	I <sub>1.4</sub>	<b>I</b> <sub>1.3</sub>	I <sub>1.2</sub>	<b>I</b> 1.1	I <sub>1.0</sub>
default	Х	Х	Х	Х	Х	Х	Х	Х

bit	O <sub>0.7</sub>	O <sub>0.6</sub>	O <sub>0.5</sub>	O <sub>0.4</sub>	O <sub>0.3</sub>	O <sub>0.2</sub>	O <sub>0.1</sub>	O <sub>0.0</sub>
default	1	1	1	1	1	1	1	1
bit	01.7	O <sub>1.6</sub>	O <sub>1.5</sub>	O <sub>1.4</sub>	O <sub>1.3</sub>	O <sub>1.2</sub>	01.1	O <sub>1.0</sub>
default	1	1	1	1	1	1	1	1

# Table 4. Registers 4 and 5 – Polarity Inversion Registers

bit	N <sub>0.7</sub>	N <sub>0.6</sub>	N <sub>0.5</sub>	N <sub>0.4</sub>	N <sub>0.3</sub>	N <sub>0.2</sub>	N <sub>0.1</sub>	N <sub>0.0</sub>
default	0	0	0	0	0	0	0	0
bit	N1.7	N1.6	N1.5	N <sub>1.4</sub>	N <sub>1.3</sub>	N <sub>1.2</sub>	N <sub>1.1</sub>	N <sub>1.0</sub>
default	0	0	0	0	0	0	0	0

# Table 5. Registers 6 and 7 – Configuration Registers

bit	C <sub>0.7</sub>	C <sub>0.6</sub>	C <sub>0.5</sub>	C <sub>0.4</sub>	C <sub>0.3</sub>	C <sub>0.2</sub>	C <sub>0.1</sub>	C <sub>0.0</sub>
default	1	1	1	1	1	1	1	1
bit	C <sub>1.7</sub>	C <sub>1.6</sub>	C <sub>1.5</sub>	C <sub>1.4</sub>	C <sub>1.3</sub>	C <sub>1.2</sub>	C <sub>1.1</sub>	C <sub>1.0</sub>
default	1	1	1	1	1	1	1	1



## Figure 7. Acknowledge Timing

The output port register sets the outgoing logic levels of the I/O ports, defined as outputs by the configuration register. Bit values in this register have no effect on I/O pins defined as inputs. Reads from the output port register reflect the value that is in the flip-flop controlling the output, not the actual I/O pin value.

The polarity inversion register allows the user to invert the polarity of the input port register data. If a bit in this register is set ("1") the corresponding input port data is inverted. If a bit in the polarity inversion register is cleared ("0"), the original input port polarity is retained.

The configuration register sets the directions of the ports. Set the bit in the configuration register to enable the corresponding port pin as an input with a high impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output. At power-up, the I/Os are configured as inputs with a weak pull-up resistor to  $V_{CC}$ .

## Writing to the Port Registers

Data is transmitted to the CAT9555 registers using the write mode shown in Figure 8 and Figure 9.

The CAT9555 registers are configured to operate at four register pairs: Input Ports, Output Ports, Polarity Inversion Ports and Configuration Ports. After sending data to one register, the next data byte will be sent to the other register in the pair. For example, if the first byte of data is sent to the Configuration Port 1 (register 7), the next byte will be stored in the Configuration Port 0 (register 6). Each 8-bit register may be updated independently of the other registers.

### **Reading the Port Registers**

The CAT9555 registers are read according to the timing diagrams shown in Figure 10 and Figure 11. Data from the register, defined by the command byte, will be sent serially on the SDA line. Data is clocked into the register on the failing edge of the acknowledge clock pulse. After the first byte is read, additional data bytes may be read, but the second read will reflect the data from the other register in the pair. For example, if the first read is data from Input Port 0, the next read data will be from Input Port 1. The transfer is stopped when the master will not acknowledge the data byte received and issue the STOP condition.





#### 



# Figure 9. Write to Configuration Register

## **POWER-ON RESET OPERATION**

When the power supply is applied to  $V_{\text{CC}}$  pin, an internal power-on reset pulse holds the CAT9555 in a reset state until  $V_{\text{CC}}$  reaches  $V_{\text{POR}}$  level. At this point,

the reset condition is released and the internal state machine and the CAT9555 registers are initialized to their default state.







Note: Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte has previously been set to 00 (read input port register).

## Figure 11. Read Input Port Register



# PACKAGE OUTLINE DRAWINGS

SOIC 24-Lead 300mils (W)  $^{(1)(2)}$ 



	MINI	NoM	MAX
STMBOL	IVIIN	NOM	MAX
А	2.35		2.65
A1	0.10		0.30
A2	2.05		2.55
b	0.31		0.51
С	0.20		0.33
D	15.20		15.40
Е	10.11		10.51
E1	7.34		7.60
е		1.27 BSC	
h	0.25		0.75
L	0.40		1.27
θ	0°		8°
θ1	5°		15°

TOP VIEW



SIDE VIEW



END VIEW

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC standard MS-013



# TSSOP 24-Lead 4.4mm (Y) (1) (2)



SYMBOL	MIN	NOM	MAX
Α			1.20
A1	0.05		0.15
A2	0.80		1.05
b	0.19		0.30
с	0.09		0.20
D	7.70	7.80	7.90
E	6.25	6.40	6.55
E1	4.30	4.40	4.50
е	0.65 BSC		
L	1.00 REF		
L1	0.50	0.60	0.70
θ1	0°		8°



SIDE VIEW

END VIEW

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC standard MO-153.



# TQFN 24-Pad 4 x 4mm (HV6) (1) (2)



SYMBOL	MIN	NOM	МАХ
А	0.70	0.75	0.80
A1	0.00	0.02	0.05
b	0.20	0.25	0.30
D	3.90	4.00	4.10
D2	2.70	2.80	2.90
E	3.90	4.00	4.10
E2	2.70	2.80	2.90
е	0.50 BSC		
L	0.30	0.40	0.50



DETAIL A



For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC standard MO-220.

# **EXAMPLE OF ORDERING INFORMATION**



# ORDERING PART NUMBER

Part Number	Package	Lead Finish
CAT9555WI	SOIC	Matte-Tin
CAT9555WI-T1	SOIC	Matte-Tin
CAT9555YI	TSSOP	Matte-Tin
CAT9555YI-T2	TSSOP	Matte-Tin
CAT9555HV6I-G	TQFN	NiPdAu
CAT9555HV6I-GT2	TQFN	NiPdAu

For Product Top Mark Codes, click here: http://www.catsemi.com/techsupport/producttopmark.asp

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is Matte-Tin for SOIC and TSSOP packages and NiPdAu on TQFN package.
- (3) The device used in the above example is a CAT9555HV6I-GT2 (TQFN, Industrial Temperature, NiPdAu, Tape & Reel, 2,000/Reel).
- (4) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.



# **REVISION HISTORY**

Date	Rev.	Reason
9-Dec-2004	А	Advance Information - Initial Issue
7-Jan-2005	В	Advance Information - Minor changes
11-Mar-05	С	Advance Information - Edit Features - Edit Ordering Information
25-Sept-06	D	Initial Release
12-Mar-07	E	Update Ordering Information: Tape and Reel for SOIC package
07-Jun-07	F	Update Figure 6
21-Jan-08	G	Add NiPdAu lead finish for TQFN package Update Example of Ordering Information Update Package Outline Drawings Change document number from 8551
05-May-08	н	Delete TQFN package in Matte-Tin Update Package Outline Drawings - TQFN 24-Pad 4 x 4mm

#### Copyrights, Trademarks and Patents

© Catalyst Semiconductor, Inc.

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following: Adaptive Analog<sup>™</sup>, Beyond Memory<sup>™</sup>, DPP<sup>™</sup>, EZDim<sup>™</sup>, LDD<sup>™</sup>, MiniPot<sup>™</sup>, Quad-Mode<sup>™</sup> and Quantum Charge Programmable<sup>™</sup>

I<sup>2</sup>C<sup>™</sup> is a trademark of Philips Corporation. Catalyst Semiconductor is licensed by Philips Corporation to carry the I<sup>2</sup>C Bus Protocol.

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 2975 Stender Way Santa Clara, CA 95054 Phone: 408.542.1000 Fax: 408.542.1200 www.catsemi.com

Document No: MD-9003 Revision: H Issue date: 05/05/08