Power MOSFET

20 Amps, 60 Volts, N-Channel DPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

Features

- Pb-Free Packages are Available
- Lower R_{DS(on)}
- Lower VDS(on)
- Lower Capacitances
- Lower Total Gate Charge
- Lower and Tighter VSD
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge

Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating Symbol Value U				
Rating	Symbol	value	Unit	
Drain-to-Source Voltage	V _{DSS}	60	Vdc	
Drain-to-Gate Voltage (R_{GS} = 10 M Ω)	V _{DGR}	60	Vdc	
Gate-to-Source Voltage			Vdc	
– Continuous	VGS	±20		
– Non–repetitive (t _p ≤10 ms)	V _{GS}	±30		
Drain Current			Adc	
– Continuous @ T _A = 25°C	ID	20		
– Continuous @ T _A = 100°C	ID	10		
– Single Pulse (t _p ≤10 μs)	IDM	60	Apk	
Total Power Dissipation @ $T_A = 25^{\circ}C$	PD	60	W	
Derate above 25°C		0.40	W/°C	
Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 1)		1.88	W	
Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 2)		1.36	W	
Operating and Storage Temperature Range	TJ, T _{stg}	–55 to	°C	
		175		
Single Pulse Drain-to-Source Avalanche	EAS	170	mJ	
Energy – Starting $T_J = 25^{\circ}C$				
$(V_{DD} = 25 \text{ Vdc}, V_{GS} = 10 \text{ Vdc},$				
L = 1.0 mH, IL(pk) = 18.4 A, V _{DS} = 60 Vdc)				
Thermal Resistance			°C/W	
– Junction-to-Case	R ₀ JC	2.5		
- Junction-to-Ambient (Note 1)	$R_{\theta JA}$	80		
 Junction-to-Ambient (Note 2) 	$R_{\theta JA}$	110		
Maximum Lead Temperature for Soldering	т∟	260	°C	
Purposes, 1/8" from case for 10 seconds				

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. When surface mounted to an FR4 board using the minimum recommended pad size.

2. When surface mounted to an FR4 board using the 0.5 sq in drain pad size.





ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
60 V	37.5 mΩ	20 A







ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 396 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-	-	-	-	-
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	e (Note 3)	V _(BR) DSS	60 -	71.7 79.4		Vdc mV/°C
Zero Gate Voltage Drain Current (V_{DS} = 60 Vdc, V_{GS} = 0 Vdc) (V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_J	= 150°C)	IDSS			1.0 10	μAdc
Gate-Body Leakage Current (VGS = \pm 20 Vdc, VDS = 0 Vdc)		IGSS	-	-	±100	nAdc
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (Note 3) ($V_{DS} = V_{GS}$, $I_D = 250 \ \mu Adc$) Threshold Temperature Coefficient (V _{GS(th)}	2.0 _	2.91 6.9	4.0 -	Vdc mV/°C
Static Drain-to-Source On-Resista (V _{GS} = 10 Vdc, I _D = 10 Adc)	nce (Note 3)	R _{DS(on)}	-	37.5	46	mΩ
Static Drain-to-Source On-Voltage (Note 3) ($V_{GS} = 10$ Vdc, $I_D = 20$ Adc) ($V_{GS} = 10$ Vdc, $I_D = 10$ Adc, $T_J = 150^{\circ}C$)		V _{DS(on)}		0.78 1.57	1.10 -	Vdc
Forward Transconductance (Note 3) (V_{DS} = 7.0 Vdc, I_D = 6.0 Adc)		9FS	-	13.2	-	mhos
OYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	725	1015	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	-	213	300	
Transfer Capacitance		C _{rss}	-	58	120	
	lote 4)					
Turn-On Delay Time		^t d(on)	-	9.5	20	ns
Rise Time	(V _{DD} = 30 Vdc, I _D = 20 Adc, V _{GS} = 10 Vdc,	tr	-	60.5	120]
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$ (Note 3)	^t d(off)	-	27.1	60]
Fall Time		tf	-	37.1	80	1
Gate Charge	(V _{DS} = 48 Vdc, I _D = 20 Adc, V _{GS} = 10 Vdc) (Note 3)	QT	-	21.2	30	nC
		Q ₁	-	5.6	-]
		Q ₂	_	7.3	_	
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On–Voltage	$ (I_S = 20 \; \text{Adc}, \text{V}_{GS} = 0 \; \text{Vdc}) \; (\text{Note 3}) \\ (I_S = 20 \; \text{Adc}, \text{V}_{GS} = 0 \; \text{Vdc}, \; \text{T}_J = 150^\circ\text{C}) $	V _{SD}	-	1.0 0.87	1.2 -	Vdc
Reverse Recovery Time	(I _S = 20 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs) (Note 3)	t _{rr}	-	42.9	-	ns
		ta	_	33	-]
		t _b	-	9.9	-	
				1		1

Reverse Recovery Stored Charge

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

ORDERING INFORMATION

Device	Package	Shipping [†]	
NTD20N06	DPAK	75 Units/Rail	
NTD20N06G	DPAK (Pb-Free)	75 Units/Rail	
NTD20N06-1	DPAK-3	75 Units/Rail	
NTD20N06-1G	DPAK (Pb-Free)	75 Units/Rail	
NTD20N06T4	DPAK	2500 Tape & Reel	
NTD20N06T4G	DPAK (Pb–Free)	2500 Tape & Reel	

Q_{RR}


0.084

_

_

μC

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 x R_G / (V_{GG} - V_{GSP})$ $t_f = Q_2 x R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_{G} = the gate drive resistance


and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on-state when calculating $t_{d(off)}$.


At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation






Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA


The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r , t_f) do not exceed 10 µs. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA








Figure 14. Diode Reverse Recovery Waveform