## Features

- $128 \mathrm{~K} \times 36$ memory configuration, pipelined outputs
- Supports high performance system speed - 133 MHz (4.2 ns Clock-to-Data Access)
- ZBT ${ }^{\text {TM }}$ Feature - No dead cycles between write and read cycles
- Internally synchronized registered outputs eliminate the need to control $\overline{\mathrm{OE}}$
- Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- 4-word burst capability (interleaved or linear)
- Individual byte write ( $\overline{\mathrm{BW}} 1$ - $\overline{\mathrm{BW}} 4$ ) control (May tie active)
- Three chip enables for simple depth expansion
- Single 3.3V power supply ( $\pm 5 \%$ )
- Packaged in a JEDEC standard 100-pin TQFP package
- Green parts available, see Ordering Information


## Functional Block Diagram



## Description

The IDT71V546 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAM organized as $128 \mathrm{~K} \times 36$ bits. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus ithas been given the nameZBT ${ }^{\top M}$, or Zero Bus Turn-around.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later its associated data cycle occurs, be it read or write.
The IDT71V546 contains datal/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable ( $\overline{\mathrm{CEN}})$ pin allows operation of the IDT71V546 to be suspended as long as necessary. All synchronous inputs are ignored when $\overline{\mathrm{CEN}}$ is high and the internal device registers will hold their previous values.

There are three chip enable pins ( $\overline{\mathrm{CE}} 1, \mathrm{CE} 2, \overline{\mathrm{CE}} 2$ ) that allow the user to deselectthe device whendesired. Ifany one of these three is notactive when ADV//D is low, no new memory operation can be initiated and any burst that was in progress is stopped. However, any pending data transfers (reads or writes) will be completed. The databus will tri-state two cycles after the chip is deselected or a write initiated.

The IDT71V546 has an on-chip burstcounter. Inthe burstmode, the IDT71V546 can provide four cycles of datafor asingle address presented to the SRAM. The order of the burstsequence is defined bythe $\overline{\mathrm{LBO}}$ input pin. The $\overline{\mathrm{LBO}}$ pin selects between linear and interleaved burstsequence. The ADV/ $\overline{L D}$ signal is used to load a new external address (ADV/ $\overline{\mathrm{LD}}=$ LOW) or increment the internal burst counter (ADV/LD $=\mathrm{HIGH}$ ).

The IDT71V546 SRAM utilizes a high-performance, high-volume 3.3V CMOS process, and is packaged in a JEDEC standard $14 \mathrm{~mm} x$ 20mm 100- pin thin plastic quad flatpack (TQFP) for high board density.

Pin Description Summary

| A0-A16 | Address Inputs | Input | Synchronous |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{C}} \mathrm{E}_{1}, \mathrm{CE} 2, \bar{C}_{2}$ | Three Chip Enables | Input | Synchronous |
| $\overline{\mathrm{OE}}$ | Output Enable | Input | Asynchronous |
| $\mathrm{R} / \bar{W}$ | Read/Write Signal | Input | Synchronous |
| $\overline{C E N}$ | Clock Enable | Input | Synchronous |
| $\overline{\mathrm{BW}}_{1}, \overline{\mathrm{BW}}_{2}, \overline{\mathrm{BW}}_{3}, \overline{\mathrm{BW}}_{4}$ | Individual Byte Write Selects | Input | Synchronous |
| CLK | Clock | Input | N/A |
| ADV/LD | Advance Burst Address / Load New Address | Input | Synchronous |
| $\overline{\text { LBO }}$ | Linear / Interleaved Burst Order | Input | Static |
| //O0 - I/O31, //OP1 - I/OP4 | Data Input/Output | I/O | Synchronous |
| VdD | 3.3V Power | Supply | Static |
| Vss | Ground | Supply | Static |

## Pin Definitions ${ }^{(1)}$

| Symbol | Pin Function | 1/0 | Active | Description |
| :---: | :---: | :---: | :---: | :---: |
| A0-A16 | Address Inputs | I | N/A | Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADV/LD Low, CEN Low and true chip enables. |
| ADV/ $\overline{\mathrm{LD}}$ | Address/Load | 1 | N/A | $A D V / \overline{L D}$ is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/LD is low with the chip deselected, any burst in progress is terminated. When ADV/LD is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/ $\overline{\mathrm{LD}}$ is sampled high. |
| $\mathrm{R} / \overline{\mathrm{W}}$ | Read/Write | 1 | N/A | $\mathrm{R} / \bar{W}$ signal is a synchronous input that identified whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later. |
| $\overline{C E N}$ | Clock Enable | 1 | LOW | Synchronous Clock Enable Input. When $\overline{\mathrm{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\mathrm{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{C E N}$ must be sampled low at rising edge of clock. |
| $\overline{\mathrm{BW}}_{1}-\overline{\mathrm{BW}}_{4}$ | Individual Byte Write Enables | 1 | LOW | Synchronous byte write enables. Enable 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV/ $\overline{\mathrm{LD}}$ are sampled low) the appropriate byte write signal $\left(\overline{B W}_{1}-\overline{B W}_{4}\right)$ must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device two cycles later. $\overline{\mathrm{BW}}_{1}-\overline{\mathrm{BW}}_{4}$ can all be tied low if always doing write to the entire 36 -bit word. |
| $\overline{\mathrm{C}} \overline{\mathrm{E}}_{1}, \overline{\mathrm{C}}^{2}$ | Chip Enables | I | LOW | Synchronous active low chip enable. $\overline{\mathrm{C}}_{1}$ and $\overline{\mathrm{C}}_{2}$ are used with $\mathrm{CE}_{2}$ to enable the IDT1V546. ( $\overline{\mathrm{CE}} 1$ or $\overline{\mathrm{C}} 22$ sampled high or CE2 sampled low) and ADV/ $\overline{\mathrm{LD}}$ low at the rising edge of clock, initiates a deselect cycle. the $\mathrm{ZBT}^{\mathrm{M}}$ has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated. |
| CE2 | Chip Enable | 1 | HIGH | Synchronout active high chip enable. CE 2 is used with $\overline{\mathrm{C}} \mathrm{E}_{1}$ and $\overline{\mathrm{C}} \mathrm{E}_{2}$ to enable the chip. CE2 has inverted polarity but otherwise identical to $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$. |
| CLK | Clock | I | N/A | This is the clock input to the IDT71V546. Except for $\overline{\mathrm{OE}}$, all timing references for the device are made with respect to the rising edge of CLK. |
| $\begin{aligned} & \text { I/O0 - I/O31 } \\ & \text { I/Op1 }-\mathrm{I} / \mathrm{Op} 4 \end{aligned}$ | Data Input/Output | I/O | N/A | Synchronous data input/output (//O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK. |
| $\overline{\text { LBO }}$ | Linear Burst Order | \| | LOW | Burst order selection input. When $\overline{\mathrm{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\mathrm{LBO}}$ is low the Linear burst sequence is selected. $\overline{\mathrm{LBO}}$ is a static DC input. |
| $\overline{\mathrm{OE}}$ | Output Enable | I | LOW | Asynchronous output enable. $\overline{\mathrm{OE}}$ must be low to read data from the 71 V 546. When $\overline{\mathrm{OE}}$ is high the I/O pins are in a high-impedance state. $\overline{\mathrm{OE}}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{\mathrm{OE}}$ can be tied low. |
| VDD | Power Supply | N/A | N/A | 3.3 V power supply input. |
| Vss | Ground | N/A | N/A | Ground pin. |

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

## Pin Configuration - 128K X 36



## 100 TQFP Top View

NOTE:

1. Pin 14 does nothave to be connected directly to VdDaslong as the inputvoltage is $\geq \mathrm{V} / \mathrm{IH}$.

## Absolute Maximum Ratings ${ }^{(1)}$

| Symbol | Rating |  <br> Industrial Values | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to GND | -0.5 to +4.6 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to GND | -0.5 to VdD +0.5 | V |
| TA $^{(4)}$ | Commercial <br> Operating Ambient <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
|  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |  |
|  | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 2.0 | W |
| IOUT | DC Output Current | 50 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VDD and Input terminals only.
3. I/O terminals.
4. During production testing, the case temperature equals the ambient temperature.

## Recommended DC Operating

## Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}(3)$ | Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\text {SS }}$ | Ground | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage - Inputs | 2.0 | - | 4.6 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage - //O | 2.0 | - | $\mathrm{VDD}_{\mathrm{D}}+0.3^{(2)}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTES:

1. VIL (min.) $=-1.0 \mathrm{~V}$ for pulse width less than $\mathrm{tcyc} / 2$, once per cycle.
2. VIH (max.) $=+6.0 \mathrm{~V}$ for pulse width less than $\mathrm{tcyc} / 2$, once per cycle.
3. VDD needs to be ramped up smoothly to the operating level. If there are any glitches on VDD that cause the voltage level to drop below 2.0 volts then the device needs to be reset by holding VDD to 0.0 volts for a minimum of 100 ms .

## Recommended Operating Temperature and Supply Voltage

\(\left.$$
\begin{array}{|c|c|c|c|}\hline \text { Grade } & \begin{array}{c}\text { Ambient } \\
\text { Temperature }\end{array}
$$ <br>

\hline(1)\end{array}\right)\) Vss | VdD |
| :---: |
| Commercial |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Industrial |
| $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

NOTES:

1. During production testing, the case temperature equals the ambient temperature.

## 100 TQFP Capacitance

( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$, TQFP package)

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=3 \mathrm{dV}$ | 5 | pF |
| CIIO | I/O Capacitance | Vout $=3 \mathrm{dV}$ | 7 | pF |

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

IDT71V546, $128 \mathrm{~K} \times 36$, 3.3V Synchronous SRAM with
ZBT ${ }^{T M}$ Feature, Burst Counter and Pipelined Outputs

## Synchronous Truth Table ${ }^{(1)}$

| $\overline{C E N}$ | R/W | Chip ${ }^{(5)}$ <br> Enable | ADV/L̄D | $\overline{B W} x$ | ADDRESS USED | PREVIOUIS CYCLE | CURRENT CYCLE | $\begin{gathered} \text { I/O } \\ \text { (2 cycles later) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | Select | L | Valid | External | X | LOAD WRITE | $D^{(7)}$ |
| L | H | Select | L | X | External | X | LOAD READ | $Q^{(7)}$ |
| L | X | X | H | Valid | Internal | LOAD WRITE/ BURST WRITE | BURST WRITE <br> (Advance Burst Counter) ${ }^{(2)}$ | $D^{(7)}$ |
| L | X | X | H | X | Internal | LOAD READ/ BURST READ | BURST READ (Advance Burst Counter) ${ }^{(2)}$ | $Q^{(7)}$ |
| L | X | Deselect | L | X | X | X | DESELECT or STOP ${ }^{(3)}$ | Hiz |
| L | X | X | H | X | X | DESELECT / NOOP | NOOP | Hiz |
| H | X | X | X | X | X | X | SUSPEND ${ }^{(4)}$ | Previous Value |

NOTES:

1. $\mathrm{L}=\mathrm{V} \mathrm{IL}, \mathrm{H}=\mathrm{V}_{\mathrm{I}}, \mathrm{X}=$ Don't Care.
2. When $A D V / \overline{L D}$ signal is sampled high, the internal burst counter is incremented. The $R / \bar{W}$ signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the $R \bar{W}$ signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when either ( $\overline{\mathrm{CE}} 1$, or CE 2 is sampled high or CE 2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
4. When $\overline{\text { CEN is sampled high atthe risingedge ofclock, thatclockedge is blocked from propagatingthroughthe part. The state of all the internal registers and the } / / O \text { s remains unchanged. }}$
5. To select the chip requires $\overline{\mathrm{CE}} 1=\mathrm{L}, \overline{\mathrm{CE}} 2=\mathrm{L}, \mathrm{CE} 2=$ H on these chip enables. Chip is deselectedifeither one of the chip enables is false.
6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
7. Q - Data read from the device, D-data written to the device.

Partial Truth Table for Writes ${ }^{(1)}$

| Operation | R/W | $\overline{\mathrm{BW}}_{1}$ | $\overline{\mathrm{BW}}_{2}$ | $\overline{\mathrm{BW}}_{3}$ | $\overline{\mathrm{BW}} 4$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| READ | H | X | X | X | X |
| WRITE ALL BYTES | L | L | L | L | L |
| WRITE BYTE 1 (//O [0:7], //Opl) ${ }^{(2)}$ | L | L | H | H | H |
| WRITE BYTE 2 (I/O [8:15], I/Op2) ${ }^{(2)}$ | L | H | L | H | H |
| WRITE BYTE 3 (//O [16:23], //Op3) ${ }^{(2)}$ | L | H | H | L | H |
| WRITE BYTE 4 (//O [24:31], I/Op4) ${ }^{(2)}$ | L | H | H | H | L |
| NO WRITE | L | H | H | H | H |

## NOTES:

1. $\mathrm{L}=\mathrm{V}_{\mathrm{IL}}, \mathrm{H}=\mathrm{V}_{\mathrm{IH}}, \mathrm{X}=$ Don't Care.
2. Multiple bytes may be selected during the same cycle.

## Interleaved Burst Sequence Table ( $\overline{\mathrm{LBO}}=\mathrm{V}$ dD)

|  | Sequence 1 |  | Sequence 2 |  | Sequence 3 |  | Sequence 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ${ }^{(1)}$ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

## Linear Burst Sequence Table ( $\overline{\mathrm{LBO}}=\mathrm{Vss}$ )

|  | Sequence 1 |  | Sequence 2 |  | Sequence 3 |  | Sequence 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ${ }^{(1)}$ | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Functional Timing Diagram ${ }^{(1)}$

| CYCLE | n+29 | n+30 | n+31 | n+32 | n+33 | n+34 | n+35 | n+36 | n+37 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK | $\pm$ | 4 | 4 | 4 | 4 | 4 | 4 |  |  |
| $\begin{aligned} & \text { ADDRESS }{ }^{(2)} \\ & (\text { AO - A16) } \end{aligned}$ | A29 | A30 | A31 | A32 | A33 | A34 | A35 | A36 | A37 |
| $\begin{gathered} \mathrm{CONTROL} \\ \left(\mathrm{R} /{ }^{(2)}\right. \\ \hline \mathrm{ADV} / \overline{\mathrm{BD}}, \overline{\mathrm{~B} W} \mathrm{x}) \end{gathered}$ | C29 | C30 | C31 | C32 | C33 | C34 | C35 | C36 | C37 |
| $\begin{gathered} \text { DATA }^{(2)} \\ \text { I/O [0:31], I/O P[1:4] } \end{gathered}$ | D/Q27 | D/Q28 | D/Q29 | D/Q30 | D/Q31 | D/Q32 | D/Q33 | D/Q34 | D/Q35 |

## NOTES:

1. This assumes $\overline{\mathrm{CEN}}, \overline{\mathrm{CE}} 1, \mathrm{CE} 2, \overline{\mathrm{CE}} 2$ are all true.
2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles ${ }^{(2)}$

| Cycle | Address | R/W | ADVILD | $\overline{\mathrm{C}} \mathrm{E}^{(1)}$ | CEN | $\overline{\mathrm{BW}} \mathrm{x}$ | $\overline{O E}$ | $1 / 0$ | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | A0 | H | L | L | L | X | X | X | Load read |
| n+1 | X | X | H | X | L | X | X | X | Burst read |
| $\mathrm{n}+2$ | A1 | H | L | L | L | X | L | Q0 | Load read |
| n+3 | X | X | L | H | L | X | L | Q0+1 | Deselect or STOP |
| n+4 | X | X | H | X | L | X | L | Q1 | NOOP |
| n+5 | A2 | H | L | L | L | X | X | Z | Load read |
| n+6 | X | X | H | X | L | X | X | Z | Burst read |
| n+7 | X | X | L | H | L | X | L | Q2 | Deselect or STOP |
| n+8 | A3 | L | L | L | L | L | L | Q2+1 | Load write |
| n+9 | X | X | H | X | L | L | X | Z | Burst write |
| n+10 | A4 | L | L | L | L | L | X | D3 | Load write |
| $\mathrm{n}+11$ | X | X | L | H | L | X | X | D3+1 | Deselect or STOP |
| n+12 | X | X | H | X | L | X | X | D4 | NOOP |
| n+13 | A5 | L | L | L | L | L | X | Z | Load write |
| n+14 | A6 | H | L | L | L | X | X | Z | Load read |
| n+15 | A7 | L | L | L | L | L | X | D5 | Load write |
| n+16 | X | X | H | X | L | L | L | Q6 | Burst write |
| n+17 | A8 | H | L | L | L | X | X | D7 | Load read |
| n+18 | X | X | H | X | L | X | X | D7+1 | Burst read |
| n+19 | A9 | L | L | L | L | L | L | Q8 | Load write |

## NOTES:

1. $\overline{C E}=L$ is defined as $\overline{C E} 1=L, \overline{C E} 2=L$ and $C E 2=H$. CE $=H$ is defined as $\overline{C E} 1=H, \overline{C E} 2=H$ or $C E 2=L$.
2. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedance.

## Read Operation ${ }^{(1)}$

| Cycle | Address | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{ADV} / \overline{\mathrm{LD}}$ | $\overline{\mathrm{CE}} \overline{(1)}^{(2)}$ | $\overline{\mathrm{CEN}}$ | $\overline{\mathrm{BW}} \mathrm{x}$ | $\overline{\mathrm{OE}}$ | IIO | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| n | AO | H | L | L | L | X | X | X | Address and Control meet setup |
| $\mathrm{n}+1$ | X | X | X | X | L | X | X | X | Clock Setup Valid |
| $\mathrm{n}+2$ | X | X | X | X | X | X | L | Q 0 | Contents of Address A0 Read Out |

## NOTES:

1. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedance.
2. $\overline{\mathrm{CE}}=\mathrm{L}$ is defined as $\overline{\mathrm{CE}} 1=\mathrm{L}, \overline{\mathrm{CE}} 2=\mathrm{L}$ and $\mathrm{CE} 2=\mathrm{H} . \overline{\mathrm{CE}}=\mathrm{H}$ is defined as $\overline{\mathrm{CE}} 1=\mathrm{H}, \overline{\mathrm{CE}} 2=\mathrm{H}$ or $\mathrm{CE} 2=\mathrm{L}$.

Burst Read Operation ${ }^{(1)}$

| Cycle | Address | R/W | ADVILD | $\overline{\mathrm{C}} \overline{\mathrm{E}}^{(2)}$ | $\overline{C E N}$ | $\overline{\mathrm{BW}} \mathrm{x}$ | $\overline{O E}$ | $1 / 0$ | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | A0 | H | L | L | L | X | X | X | Address and Control meet setup |
| n+1 | X | X | H | X | L | X | X | X | Clock Setup Valid, Advance Counter |
| n+2 | $x$ | X | H | $x$ | L | X | L | Q0 | Address A0 Read Out, Inc. Count |
| n+3 | X | X | H | X | L | X | L | Q $0+1$ | Address A0+1 Read Out, Inc. Count |
| n+4 | X | X | H | X | L | X | L | Q0+2 | Address A0+2 Read Out, Inc. Count |
| n+5 | A1 | H | L | L | L | $x$ | L | Q $0+3$ | Address A0+3 Read Out, Load A1 |
| n+6 | X | X | H | X | L | X | L | Q0 | Address A0 Read Out, Inc. Count |
| n+7 | X | X | H | X | L | X | L | Q1 | Address A1 Read Out, Inc. Count |
| n+8 | A2 | H | L | L | L | X | L | Q1+1 | Address A1+1 Read Out, Load A2 |

## NOTES:

1. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedance.
2. $\overline{\mathrm{CE}}=\mathrm{L}$ is defined as $\overline{\mathrm{CE}} 1=\mathrm{L}, \overline{\mathrm{CE}} 2=\mathrm{L}$ and $\mathrm{CE} 2=\mathrm{H} . \mathrm{CE}=\mathrm{H}$ is defined as $\overline{\mathrm{CE}} 1=\mathrm{H}, \overline{\mathrm{CE}} 2=\mathrm{H}$ or $\mathrm{CE} 2=\mathrm{L}$.

Write Operation ${ }^{(1)}$

| Cycle | Address | R/W | ADVILD | $\overline{\mathrm{C}} \overline{\mathrm{F}}^{(2)}$ | $\overline{C E N}$ | $\overline{\mathrm{BW}} \mathrm{X}$ | $\overline{\mathrm{O}}$ | 1/0 | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | A0 | L | L | L | L | L | X | X | Address and Control meet setup |
| n+1 | X | X | X | X | L | X | X | X | Clock Setup Valid |
| n+2 | X | X | X | X | L | X | X | D0 | Write to Address A0 |

## NOTES:

1. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedance.
2. $\overline{\mathrm{CE}}=\mathrm{L}$ is defined as $\overline{\mathrm{CE}} 1=L, \overline{\mathrm{CE}} 2=L$ and $\mathrm{CE} 2=H . \overline{\mathrm{CE}}=H$ is defined as $\overline{\mathrm{CE}} 1=H, \overline{\mathrm{CE}} 2=H$ or $\mathrm{CE} 2=\mathrm{L}$.

Burst Write Operation ${ }^{(1)}$

| Cycle | Address | R/W | ADVILD | $\overline{\mathrm{C}} \mathrm{E}^{(2)}$ | CEN | $\overline{\mathrm{BW}} \mathrm{x}$ | $\overline{O E}$ | 1/0 | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | A0 | L | L | L | L | L | X | X | Address and Control meet setup |
| n+1 | X | X | H | X | L | L | X | X | Clock Setup Valid, Inc. Count |
| n+2 | X | X | H | X | L | L | X | D0 | Address AO Write, Inc. Count |
| n+3 | X | X | H | X | L | L | X | D0+1 | Address A0+1 Write, Inc. Count |
| n+4 | X | X | H | X | L | L | X | D0+2 | Address Ao+2 Write, Inc. Count |
| n+5 | A1 | L | L | L | L | L | X | Do+3 | Address A0+3 Write, Load A1 |
| $\mathrm{n}+6$ | X | X | H | X | L | L | X | D0 | Address AO Write, Inc. Count |
| n+7 | X | X | H | X | L | L | X | D1 | Address A1 Write, Inc. Count |
| n+8 | A2 | L | L | L | L | L | X | D1+1 | Address A1+1 Write, Load A2 |

## NOTES:

1. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; ? = Don't Know; $\mathrm{Z}=$ High Impedance.
2. $\overline{C E}=L$ is defined as $\overline{C E} 1=L, \overline{C E} 2=L$ and $C E 2=H . \overline{C E}=H$ is defined as $\overline{C E} 1=H, \overline{C E} 2=H$ or $C E 2=L$.

## Read Operation With Clock Enable Used ${ }^{(1)}$

| Cycle | Address | R/W | ADVILD | $\overline{\mathrm{CE}}{ }^{(2)}$ | $\overline{C E N}$ | $\overline{\mathrm{BW}} \mathrm{X}$ | $\overline{\mathrm{OE}}$ | 1/0 | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | A0 | H | L | L | L | X | X | X | Address and Control meet setup |
| n+1 | X | X | X | X | H | X | X | X | Clock n+1 Ignored |
| n+2 | A1 | H | L | L | L | X | X | X | Clock Valid |
| n+3 | X | X | X | X | H | X | L | Q0 | Clock Ignored. Data Q0 is on the bus |
| n+4 | X | X | X | X | H | X | L | Q0 | Clock Ignored. Data Q0 is on the bus |
| n+5 | A2 | H | L | L | L | $x$ | L | Q0 | Address A0 Read out (but trans.) |
| n+6 | A3 | H | L | L | L | X | L | Q1 | Address A1 Read out (bus trans.) |
| n+7 | A4 | H | L | L | L | X | L | Q2 | Address A2 Read out (bus trans.) |

NOTES:

1. $\mathrm{H}=$ High; $\mathrm{L}=\mathrm{Low} ; \mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedance.
2. $\overline{\mathrm{CE}}=\mathrm{L}$ is defined as $\overline{\mathrm{CE}} 1=L, \overline{\mathrm{CE}} 2=L$ and $C E 2=H . \overline{C E}=H$ is defined as $\overline{\mathrm{CE}} 1=H, \overline{\mathrm{CE}} 2=H$ or $C E 2=\mathrm{L}$.

Write Operation with Clock Enable Used ${ }^{(1)}$

| Cycle | Address | R/W | ADV/ $\overline{\mathrm{LD}}$ | $\overline{\mathrm{C}} \bar{E}^{(2)}$ | $\overline{\mathrm{CEN}}$ | $\overline{\mathrm{BW}} \mathrm{X}$ | $\overline{\mathrm{OE}}$ | 1/0 | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | A0 | L | L | L | L | L | X | X | Address and Control meet setup |
| n+1 | X | $X$ | X | X | H | $X$ | X | X | Clock n+1 lgnored |
| $\mathrm{n}+2$ | A1 | L | L | L | L | L | X | X | Clock Valid |
| n+3 | X | X | X | X | H | $X$ | X | X | Clock Ignored |
| $\mathrm{n}+4$ | $X$ | $X$ | $X$ | $X$ | H | $X$ | X | X | Clock Ignored |
| $\mathrm{n}+5$ | A2 | L | L | L | L | L | X | D0 | Write data D0 |
| n+6 | A3 | L | L | L | L | L | X | D1 | Write data D1 |
| $n+7$ | A4 | L | L | L | L | L | X | D2 | Write data D2 |

## NOTES:

1. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedance.
2. $\overline{C E}=L$ is defined as $\overline{C E} 1=L, \overline{C E} 2=L$ and $C E 2=H . \overline{C E}=H$ is defined as $\overline{C E} 1=H, \overline{C E} 2=H$ or $C E 2=L$.

## Read Operation With Chip Enable Used ${ }^{(1)}$

| Cycle | Address | $\mathrm{R} / \overline{\mathrm{W}}$ | ADV/ $\overline{\mathrm{D}}$ | $\overline{\mathrm{CE}}^{(1)}$ | $\overline{\mathrm{CEN}}$ | $\overline{\mathrm{BW}} \mathbf{x}$ | $\overline{\mathrm{OE}}$ | $\mathrm{I} / \mathbf{O}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| n | X | X | L | H | L | X | X | $?$ | Deselected |
| $\mathrm{n}+1$ | X | X | L | H | L | X | X | $?$ | Deselected |
| $\mathrm{n}+2$ | A 0 | H | L | L | L | X | X | Z | Address and Control meet setup |
| $\mathrm{n}+3$ | X | X | L | H | L | X | X | Z | Deselected or STOP |
| $\mathrm{n}+4$ | A | X | H | L | L | L | X | L | Q |
| $\mathrm{n}+5$ | X | X | L | H | L | X | X | Z | Deselected or STOP |
| $\mathrm{n}+6$ | X | X | L | H | L | X | L | Q 1 | Address A1 Read out. Deselected |
| $\mathrm{n}+7$ | X | H | L | L | L | X | X | Z | Address and Control meet setup |
| $\mathrm{n}+8$ | X | X | L | H | L | X | X | Z | Deselected or STOP |
| $\mathrm{n}+9$ | X | L | H | L | X | L | Q 2 | Address A2 read out. Deselected |  |

## NOTES:

1. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; ? = Don't Know; $\mathrm{Z}=$ High Impedance
2. $\overline{\mathrm{CE}}=L$ is defined as $\overline{\mathrm{CE}} 1=L, \overline{\mathrm{CE}} 2=L$ and $\mathrm{CE} 2=H . \overline{\mathrm{CE}}=\mathrm{H}$ is defined as $\overline{\mathrm{CE}} 1=\mathrm{H}, \overline{\mathrm{CE}} 2=\mathrm{H}$ or $\mathrm{CE} 2=\mathrm{L}$
3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

## Write Operation With Chip Enable Used ${ }^{(1)}$

| Cycle | Address | $\mathrm{R} / \bar{W}$ | ADV/ $\overline{\mathrm{L}}$ | $\overline{\mathrm{C}} \mathrm{E}^{(1)}$ | CEN | $\overline{\mathrm{BW}} \mathrm{X}$ | $\overline{\mathrm{OE}}$ | 1/0 | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | $X$ | $X$ | L | H | L | X | X | ? | Deselected |
| $\mathrm{n}+1$ | $X$ | $X$ | L | H | L | X | X | ? | Deselected |
| $\mathrm{n}+2$ | A0 | L | L | L | L | L | X | Z | Address and Control meet setup |
| $\mathrm{n}+3$ | $X$ | $X$ | L | H | L | X | X | Z | Deselected or STOP |
| n+4 | A1 | L | L | L | L | L | X | D0 | Address D0 Write In. Load A1 |
| n+5 | $X$ | X | L | H | L | X | X | Z | Deselected or STOP |
| n+6 | $X$ | $X$ | L | H | L | X | X | D1 | Address D1 Write In. Deselected |
| $\mathrm{n}+7$ | A2 | L | L | L | L | L | X | Z | Address and Control meet setup |
| $\mathrm{n}+8$ | $X$ | X | L | H | L | $X$ | X | Z | Deselected or STOP |
| $n+9$ | X | X | L | H | L | X | X | D2 | Address D2 Write In. Deselected |

NOTES:

1. $\mathrm{H}=\mathrm{High} ; \mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $?=$ Don't Know; $\mathrm{Z}=$ High Impedance.
2. $\overline{C E}=L$ is defined as $\overline{C E} 1=L, \overline{C E} 2=L$ and $C E 2=H . \overline{C E}=H$ is defined as $\overline{C E} 1=H, \overline{C E} 2=H$ or $C E 2=L$.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD $=3.3 \mathrm{~V}+1-5 \%$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \||니 | Input Leakage Current | Vdd $=$ Max., VIN $=0 \mathrm{~V}$ to V dd | - | 5 | $\mu \mathrm{A}$ |
| \||네 | $\overline{\text { LBO }}$ Input Leakage Current ${ }^{(1)}$ | VDD $=$ Max., VIN $=0 \mathrm{~V}$ to V DD | - | 30 | $\mu \mathrm{A}$ |
| \||LO| | Output Leakage Current | $\overline{\mathrm{C}} \overline{\mathrm{E}} \geq \mathrm{V}_{\mathrm{IH}}$ or $\overline{\mathrm{OE}} \geq \mathrm{V}_{\mathrm{I}}$, Vout $=0 \mathrm{~V}$ toVdd, V dd $=$ Max. | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{lOL}=5 \mathrm{~mA}, \mathrm{VDD}=\mathrm{Min}$. | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-5 \mathrm{~mA}, \mathrm{~V} D \mathrm{D}=\mathrm{Min}$. | 2.4 | - | V |

NOTE:
3821 tbl 20

1. The $\overline{\mathrm{LBO}}$ pin will be internally pulled to VDD if it is not actively driven in the application.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ${ }^{(1)}$ (VDD $=3.3 \mathrm{~V}+1-5 \%, \mathrm{VHD}=\mathrm{VDD}-0.2 \mathrm{~V}, \mathrm{VLD}=0.2 \mathrm{~V}$ )

| Symbol | Parameter | Test Conditions | S133 |  | S100 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l | Ind | Com'l | Ind |  |
| IDD | Operating Power Supply Current | Device Selected, Outputs Open, <br> ADV/LD $=X$, VDD $=$ Max., $V_{I N} \geq V_{I H}$ or $\leq V_{I L}, f=f$ max ${ }^{(2)}$ | 300 | 310 | 250 | 260 | mA |
| ISB1 | CMOS Standby Power Supply Current | Device Deselected, Outputs Open, Vdd = Max., Vin $\geq$ VHD or $\leq$ VLD, $\mathrm{f}=\mathrm{O}^{(2)}$ | 40 | 45 | 40 | 45 | mA |
| ISB2 | Clock Running Power Supply Current | Device Deselected, Outputs Open, Vdd = Max., Vin $\geq$ VHD or $\leq$ VLD, $f=f M A X{ }^{(2)}$ | 110 | 120 | 100 | 110 | mA |
| ISB3 | Idle Power Supply Current | Device Selected, Outputs Open, CEN $\geq$ Vı V dd $=$ Max., VIN $\geq$ VHD or $\leq$ VLD, $f=$ fmAX $^{(2)}$ | 40 | 45 | 40 | 45 | mA |

NOTES:

1. All values are maximum guaranteed values.
2. At $f=f m a x$, inputs are cycling at the maximum frequency of read cycles of $1 / t c y c ; f=0$ means no input lines are changing.

## AC Test Loads



Figure 1. AC Test Load


3821 drw 05

## AC Test Conditions

| Input Pulse Levels |
| :--- |
| Input Rise/Fall Times |
| Input Timing Reference Levels |
| Output Timing Reference Levels |
| AC Test Load |


| 0 to 3 V |
| :---: | :---: |
| 2 ns |
| 1.5 V |
| 1.5 V |
| See Figures 1 |

## AC Electrical Characteristics

(VDD $=3.3 \mathrm{~V}+/-5 \%$, Commercial and Industrial Temperature Ranges)

| Symbol |  | 71V546S133 |  | 71V546S100 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Unit |

## Clock Parameters

| $\operatorname{tcyc}$ | Clock Cycle Time | 7.5 | - | 10 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tF}^{(1)}$ | Clock Frequency | - | 133 | - | 100 | MHz |
| $\mathrm{tch}^{(2)}$ | Clock High Pulse Width | 2.5 | - | 3.5 | - | ns |
| $\mathrm{tcL}^{(2)}$ | Clock Low Pulse Width | 2.5 | - | 3.6 | - | ns |

## Output Parameters

| tCD | Clock High to Valid Data | - | 4.2 | - | 5 | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| tcDC | Clock High to Data Change | 1.5 | - | 1.5 | - | ns |
| tclz $^{(3,4,5)}$ | Clock High to Output Active | 1.5 | - | 1.5 | - | ns |
| tchz $^{(3,4,5)}$ | Clock High to Data High-Z | 1.5 | 3.5 | 1.5 | 3.5 | ns |
| toe | Output Enable Access Time | - | 4.2 | - | 5 | ns |
| tolz ${ }^{(3,4)}$ | Output Enable Low to Data Active | 0 | - | 0 | - | ns |
| toHz $^{(3.4)}$ | Output Enable High to Data High-Z | - | 3.5 | - | 3.5 | ns |

Setup Times

| tSE | Clock Enable Setup Time | 2.0 | - | 2.2 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| tSA | Address Setup Time | 2.0 | - | 2.2 | - | ns |
| tsD | Data in Setup Time | 1.7 | - | 2.0 | - | ns |
| tsw | Read/Write (R/W) Setup Time | 2.0 | - | 2.2 | - | ns |
| tsADV | Advance/Load (ADV/LD) Setup Time | 2.0 | - | 2.2 | - | ns |
| tsc | Chip Enable/Select Setup Time | 2.0 | - | 2.2 | - | ns |
| tsb | Byte Write Enable (BWx) Setup Time | 2.0 | - | 2.2 | - | ns |

Hold Times

| the | Clock Enable Hold Time | 0.5 | - | 0.5 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| tha | Address Hold Time | 0.5 | - | 0.5 | - | ns |
| thD | Data in Hold Time | 0.5 | - | 0.5 | - | ns |
| thw | Read/Write (R/W) Hold Time | 0.5 | - | 0.5 | - | ns |
| thadv | Advance/Load (ADV/LD) Hold Time | 0.5 | - | 0.5 | - | ns |
| thc | Chip Enable/Select Hold Time | 0.5 | - | 0.5 | - | ns |
| thb | Byte Write Enable (BWx) Hold Time | 0.5 | - | 0.5 | - | ns |

3821 tbl 23

## NOTES:

1. $\mathrm{tF}=1 / \mathrm{tcyc}$.
2. Measured as HIGH above 2.0 V and LOW below 0.8 V .
3. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state.
4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
5. To avoid bus contention, the output buffers are designed such that tCHZ (device turn-off) is about 2 ns faster than tCLZ (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tCLZ is a Min. parameter that is worse case at totally different test conditions ( 0 deg. $\mathrm{C}, 3.465 \mathrm{~V}$ ) than tCHZ, which is a Max. parameter (worse case at 70 deg. C, 3.135V).

Timing Waveform of Read Cycle ${ }^{(1,2,3,4)}$


Timing Waveform of Write Cycles ${ }^{(1,2,3,4,5)}$

. $D$ (A1) represents the first input to the external address $A 1$. $D(A 2)$ represents the first input to the extemal address $A 2 ; D(A 2+1)$ represents the next input data in the burst sequence of the base address $A 2$, etc. where address bits $A O$ and $A 1$ are advancing for the four word burst in the sequence defined by the state of the LBO input. 2. Burst ends when new address and control are loaded into the SRAM by sampling ADV/ $\bar{D}$ LOW.
4. $R \bar{W}$ is don't care when the SRAM is bursting (ADV $\overline{L D}$ sampled HIGH). The nature of the burst access (Read or White) is fixed by the state of the $R \bar{W}$ signal when new address and control are loaded into the SRAM.
5. Individual Byte Write signals ( $\overline{\mathrm{BW}} \mathrm{x}$ ) must

[^0]Timing Waveform of Combined Read and Write Cycles ${ }^{(1,2,3)}$


[^1]NOTES:

1. Q (A1) represents the first output from the extemal address $A 1$. $D$ (A2) represents the input data to the SRAM corresponding to address $A 2$.

Timing Waveform of CEN Operation ${ }^{(1,2,3,4)}$

Timing Waveform of $\overline{\mathbf{C S}}$ Operation ${ }^{(1,2,3,4)}$


## Timing Waveform of $\overline{\text { OE Operation }}{ }^{(1)}$



NOTE:

1. A read operation is assumed to be in progress.

## Ordering Information



NOTES:

1. Contactyour local sales office for Industrial temp range for other speeds, packages and powers.

## Orderable Part Information

| Speed <br> (ns) | Orderable Part ID | Pkg. <br> Code | Pkg. <br> Type | Temp. <br> Grade |
| :---: | :--- | :---: | :---: | :---: |
| 100 | 71V546S100PFG | PKG100 | TQFP | C |
|  | 71V546S100PFG8 | PKG100 | TQFP | C |
|  | 71V546S100PFGI | PKG100 | TQFP | I |
|  | 71V546S100PFGI8 | PKG100 | TQFP | I |
|  | 71V546S133PFG | PKG100 | TQFP | C |
|  | 71V546S133PFG8 | PKG100 | TQFP | C |
|  | 71V546S133PFGI | PKG100 | TQFP | I |
|  | 71V546S133PFGI8 | PKG100 | TQFP | I |

## Datasheet Document History

$6 / 15 / 99$
$9 / 13 / 99$
12/31/99 11/22/05

```
11/2,05
```

223107
10/18/08
08/18/17

Pg. 12
Updated to new format
Pg. 20
Corrected IsB3 conditions
Added DatasheetDocumentHistory
Pg. 3, 12, 13, 19 Added Industrial Temperature range offerings
Pg. 3,4

Pg. 20
Moved Operating temperature \& DC operating tables from page 3 to new page 5 . Moved Absolute rating \& Capacitance tables from page 4 to new page 5 . Add clarification note to Recommended Operating Temperature and Absolute Max Ratingstables.
Pg. 20
Updated order information with "Restricted hazardous substance device"
Added X generation die step to data sheet ordering information
Removed "IDT" for orderable part number
Removed all informationfor71V546XS
InFeatures: Addedtext: "Green parts available, see Ordering Information" Moved the FBD from page 3 to page 1 in accordance with our standard datasheet format
Pg. 2 Removed the IDT in reference to fabrication
Pg. 4 Updated the TQFP pin configuration by rotating package pin labels and pin numbers 90 degrees counter clockwise added IDT logo \& in accordance with the packaging code, changed the PK100 designation to PKG100, changed the text to be in alignment with new diagram marking specs Removed footnote 2 and the 2 annotation for NC pins 83 \& 84 in the TQFP pin configuration
Pg. 13 Removed 117 MHz speed grade offering from the DC Electrical table
Pg. 14 Removed 117 MHz speed grade offering from the AC Electrical table
Pg. 20 Removed Tube indicator, updated "Restricted hazardous substance" device to "Green" Updated package code in Ordering Information from PK100 to PKG100 and removed the 117 MHz speed grade offering Added Orderable Part Information Removed the 100 Thin Quad Flatpack Packaging Table

CORPORATEHEADQUARIERS<br>6024 Silver Creek Valley Road San Jose, CA 95138

## for SALES:

800-345-7015 or
408-284-8200
fax: 408-284-2775
umwidt.com
for Tech Support:
sramhelp@idt.com
408-284-4532


[^0]:    comes in two cycles before the actual data is presented to the SRAM.

[^1]:    2. CE2 timing transitions are identical but inverted to the $\overline{C E} 1$ and $\overline{C E} 2$ signals. For example, when $\overline{C E}_{1}$ and $\overline{C E} 2$ are LOW on this waveform, CE2 is HIGH.
    3. Individual Byte White signals $(\overline{B W} \times$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when $R / \bar{W}$ signal is sampled LOW. The byte write information
    comes in two cycles before the actual data is presented to the SRAM.
