

### FEATURES

- Low Distortion
- Small-Signal Bandwidth 200MHz
- Full Power Bandwidth 190MHz
- Settling: 13ns to 0.1%
- Offset Voltage  $\pm 0.25\text{mV}$ ;  $3\mu\text{V}/^\circ\text{C}$
- Bias Current  $\pm 500\text{nA}$ ;  $20\text{nA}/^\circ\text{C}$
- Power Dissipation Independent of Load

### APPLICATIONS

- Driving Flash Converters
- High Speed DACs
- Waveform Synthesis
- Radar, IF Processors
- Baseband and Video Communications
- Photodiode Preamps
- ATE/Pulse Generators
- Imaging/Display Applications

### GENERAL DESCRIPTION


The AD9615 is a fast-settling, wide-bandwidth, dc-coupled operational amplifier that offers exceptional dynamic performance with a breakthrough in dc specifications/performance.

Rise and fall times are 2.6ns. The AD9615 settles to 0.1% in 13ns. With a 20MHz input signal, the 2nd harmonic is  $-59\text{dBc}$ ; with a 1MHz input, the 2nd harmonic is  $-87\text{dBc}$ . The  $-3\text{dB}$  bandwidth is 200MHz ( $G = -5$ ); the full-power bandwidth is 190MHz. Because the AD9615 utilizes current feedback, the bandwidth is independent of gain. Unlike many other current feedback amplifiers, dc accuracy is excellent. The input offset voltage and associated drift are  $250\mu\text{V}$  and  $3\mu\text{V}/^\circ\text{C}$  respectively. The inverting and noninverting bias currents are 500nA, drifting at  $20\text{nA}/^\circ\text{C}$ .


The AD9615 requires  $\pm 5\text{V}$  power supplies and employs an innovative current-steering output stage that keeps the total circuit power dissipation essentially constant regardless of output drive. Circuit power dissipation does not increase as the load is increased; the unit can be operated up to  $+116^\circ\text{C}$  in still air without heat sinking and up to  $+125^\circ\text{C}$  with airflow.

Flat gain and phase response combine with excellent noise and distortion performance to provide a unity-gain-stable amplifier well suited to drive numerous types of A/Ds. The AD9615 is an excellent choice for driving the newest generation of ultrahigh speed flash converters when system SNR and effective number of bits are important. By limiting the bandwidth, the noise floor and distortion spurs drop so the AD9615 can be used in 14-bit, 2MHz systems.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



The AD9615 utilizes discrete transistors with a custom IC fabricated on an Analog Devices advanced bipolar process. The AD9615BH is rated for case temperatures from  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$ ; the AD9615TH is guaranteed from  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ . Contact the factory for information about 883 grade parts. All units are built and tested in a MIL-STD-1772 certified facility.



AD9615 Functional Block Diagram

# SPECIFICATIONS

## DC ELECTRICAL CHARACTERISTICS ( $\pm V_S = \pm 5V$ ; $A_V = -5$ ; $R_{IN} = 300\Omega$ ; $R_F = 1.5k\Omega$ ; $R_{LOAD} = 100\Omega$ unless otherwise specified)

Parameter <sup>1,2</sup> (Conditions)	Sub-Group	AD9615	AD9615BH <sup>1</sup>			AD9615TH <sup>2</sup>			Units
		Typical @ +25°C	Min/Max @ -25°C	+25°C	+85°C	Min/Max @ -55°C	+25°C	+125°C	
✓ Input Offset Voltage	1, 2, 3	±0.25	±1.8	±1.0	±1.6	±1.8	±1.0	±1.6	mV
# Offset Voltage TC <sup>3</sup>		±3				±8		±8	μV/°C
Input Bias Current									
✓ Inverting/Noninverting	1, 2, 3	±0.5	±8	±2	±6.2	±8	±2	±6.2	μA
Input Bias Current TC <sup>3</sup>									
# Inverting/Noninverting		±20				±60		±60	nA/°C
✓ Input Offset Current	1, 2, 3	±1	±8	±2	±6.2	±8	±2	±6.2	μA
# Offset Current TC <sup>3</sup>		±10				±60		±60	nA/°C
Noninverting									
Impedance		200							kΩ
Capacitance		3.5							pF
✓ Common-Mode Input Range	1, 2, 3	±1.5	±1.4	±1.25	±1.1	±1.4	±1.25	±1.1	V
✓ Internal Feedback Resistor ( $R_F$ )	1, 2, 3	1500	1481/1519	1485/1515	1481/1519	1481/1519	1485/1515	1481/1519	Ω
# $R_F$ Temperature Coefficient			±25	±25	±25	±25	±25	±25	ppm/°C
✓ Common-Mode Rejection Ratio (CMRR) <sup>4</sup>	4, 5, 6	44	≥34	≥38	≥36	≥34	≥38	≥36	dB
✓ Common-Mode Sensitivity (CMS) <sup>5</sup>									
Referred to Input									
-CMS	4, 5, 6	5	≤10	≤8	≤10	≤10	≤8	≤10	μA/V
+CMS	4, 5, 6	5	≤10	≤8	≤10	≤10	≤8	≤10	μA/V
Output Impedance (dc to 1MHz)		0.01							Ω
Output Impedance (@ 100MHz)		0.4/18							Ω/nH
✓ Output Voltage Swing	1, 2, 3	±3.6	≥±3.0	≥±3.0	≥±2.7	≥±3.0	≥±3.0	≥±2.7	V
# Output Current (Continuous)		±45	≥±40	≥±40	≥±40	≥±40	≥±40	≥±40	mA
# Open Loop Transimpedance Gain (100Ω Load)		>3.2	≥1.4	≥1.8	≥1.9	≥1.4	≥1.8	≥1.9	MΩ
✓ + Supply Current (+5V) <sup>6</sup>	1, 2, 3	65	≤72	≤68	≤72	≤72	≤68	≤72	mA
✓ - Supply Current (-5V) <sup>6</sup>	1, 2, 3	69	≤76	≤72	≤76	≤76	≤72	≤76	mA
Power Consumption <sup>6</sup>		670	≤735	≤700	≤735	≤735	≤700	≤735	mW
✓ Power Supply Rejection Ratio ( $\Delta V_S = 0.5V$ ) <sup>4</sup>	4, 5, 6	49	≥40	≥40	≥40	≥40	≥40	≥40	dB
✓ Power Supply Sensitivity (PSS) <sup>7</sup>									
Referred to Input									
-PSS ( $\Delta -V_S = 0.5V$ )	4, 5, 6	3	≤6	≤6	≤6	≤6	≤6	≤6	μA/V
+PSS ( $\Delta +V_S = 0.5V$ )	4, 5, 6	3	≤8	≤8	≤8	≤8	≤8	≤8	μA/V


## AC ELECTRICAL CHARACTERISTICS ( $\pm V_S = \pm 5V$ ; $A_V = -5$ ; $R_{IN} = 300\Omega$ ; $R_F = 1.5k\Omega$ ; $R_{LOAD} = 100\Omega$ unless otherwise specified)

✓ Bandwidth (-3dB) ( $V_{OUT} = 2V$ p-p)	9, 10, 11	>200	≥150	≥150	≥130	≥150	≥150	≥130	MHz
# Full Power Bandwidth ( $V_{OUT} = 4V$ p-p; $R_L = 50\Omega$ )		>190	≥140	≥140	≥120	≥140	≥140	≥120	MHz
Slew Rate ( $V_{OUT} = 4V$ p-p)		1400							V/μs
Amplitude of Peaking:									
✓ dc to 75MHz ( $V_{OUT} = 2V$ p-p)	9, 10, 11	0	0.2	0.2	0.4	0.2	0.2	0.4	dB
✓ >75MHz ( $V_{OUT} = 2V$ p-p)	9, 10, 11	0	≤0.5	≤0.6	≤1.6	≤0.5	≤0.6	≤1.6	dB
✓ Gain Roll-Off (50MHz; $V_{OUT} = 2V$ p-p)	9, 10, 11	≤0.2	≤0.5	≤0.5	≤0.5	≤0.5	≤0.5	≤0.5	dB
Phase Nonlinearity (dc to 80MHz)		1							degree
# Rise/Fall Time ( $V_{OUT} = 3V$ Step)		2	≤2.5	≤2.5	≤2.7	≤2.5	≤2.5	≤2.7	ns
# Settling Time to 1% ( $V_{OUT} = 1.5V$ Step)		8	≤14	≤14	≤14	≤14	≤14	≤14	ns
# Settling Time to 0.1% ( $V_{OUT} = 3V$ Step; $R_L = 50\Omega$ )		13	≤18	≤18	≤18	≤18	≤18	≤18	ns
Overshoot Amplitude ( $V_{OUT} = 3V$ Step)		5							%
Overdrive Recovery to 1% ( $2 \times FS$ ; 50ns)									
Positive Rail to Linear Region		20							ns
Negative Rail to Linear Region		50							ns
# Propagation Delay		2.6	≤3.1	≤3.1	≤3.3	≤3.1	≤3.1	≤3.3	ns
✓ 2nd Harmonic Distortion ( $f = 20MHz$ ; $V_{OUT} = 2V$ p-p)	9, 10, 11	62	≥54	≥54	≥49	≥54	≥54	≥49	dB

Parameter <sup>1,2</sup> (Conditions)	Sub-Group	AD9615	AD9615BH <sup>1</sup>			AD9615TH <sup>2</sup>			Units
		Typical @ +25°C	-25°C	+25°C	+85°C	-55°C	+25°C	+125°C	
# 3rd Harmonic Distortion (f = 20MHz; V <sub>OUT</sub> = 2V p-p)		65	≥58	≥58	≥53	≥58	≥58	≥53	dB
√ Total Harmonic Distortion (f = 20MHz; V <sub>OUT</sub> = 2V p-p)	9, 10, 11	60	≥53	≥53	≥48	≥53	≥53	≥48	dB
# Noise Voltage (5MHz to 200MHz)		1.5	≤2.0	≤2.0	≤2.5	≤2.0	≤2.0	≤2.5	nV/√Hz
# Noise Current (5MHz to 200MHz)		15	≤18	≤18	≤22	≤18	≤18	≤22	pA/√Hz
# Equivalent Integrated Input Noise (5MHz to 200MHz)		34	≤42	≤42	≤55	≤42	≤42	≤55	μV
<b>OTHER INFORMATION</b>									
Thermal Impedance, Case to Ambient, θ <sub>CA</sub> <sup>8,9</sup> (Still Air; No Heat Sink)		50							°C/W
Thermal Impedance, Case to Ambient, θ <sub>CA</sub> <sup>8,9</sup> (500 LFPM Air; No Heat Sink)		30							°C/W
MTBF (Mean Time Between Failures) (T <sub>CASE</sub> = 70°C; Ground Fixed; per MIL-HDBK-217D)		2.38 × 10 <sup>6</sup>							hours

**NOTES**

- √ 100% tested (See Notes 1 and 2).
- # Specification guaranteed by design; not tested
- <sup>1</sup>AD9615BH parameters preceded by a check (√) are tested at +25°C ambient temperature; performance is guaranteed over the industrial case temperature range (-25°C to +85°C).
- <sup>2</sup>AD9615TH parameters preceded by a check (√) are tested at -55°C case, +25°C ambient and +125°C case temperatures. Contact factory about units processed to MIL-STD-883. Subgroup information applies only to 883 parts.
- <sup>3</sup>Offset voltage, bias current and offset current TCs are guaranteed over the respective temperature ranges.
- <sup>4</sup>CMRR and PSRR apply only for stated conditions; ΔVS = 0.5V.
- <sup>5</sup>CMS values can be used to determine the CMRR for specific gain settings according to the following worst case relationships:



$$\Delta V_{OUT} = [-CMS] [R_f] [\Delta V_{CM}] + [+CMS] [R_2] \left[ 1 + \frac{R_f}{R_1} \right] [\Delta V_{CM}]$$

where  $\Delta V_{CM} = \Delta -V_{SUPPLY} = \Delta +V_{SUPPLY}$

$$CMRR = -20 \text{ LOG} \left[ \frac{\Delta V_{OUT}}{[\Delta V_{CM}]} \right]$$

- <sup>6</sup>Supply current and power dissipation are for quiescent operation (V<sub>IN</sub> = 0V). A proprietary output stage assures total circuit power dissipation does not increase as a function of output current and R<sub>LOAD</sub>. (See Thermal Considerations text.)
- <sup>7</sup>PSS values can be used to determine the PSRR for specific gain settings according to the following worst case relationships (See diagram in 5):

$$\Delta V_{OUT} = [-PSS] [R_f] [\Delta V_{SUPPLY}] + [+PSS] [R_2] \left[ 1 + \frac{R_f}{R_1} \right] [\Delta V_{SUPPLY}]$$

where  $\Delta V_{SUPPLY} = \Delta -V_{SUPPLY}$  OR  $\Delta +V_{SUPPLY}$

$$PSRR = -20 \text{ LOG} \left[ \frac{\Delta V_{OUT}}{\left( 1 + \frac{R_f}{R_1} \right) (\Delta V_{SUPPLY})} \right]$$

- <sup>8</sup>Recommended maximum junction temperature is +165°C.
  - <sup>9</sup>Bottom of unit raised approximately 0.125" (3.2mm) above copper-clad board.
- Specifications subject to change without notice.

**EXPLANATION FOR GROUP A MILITARY SUBGROUPS**

- Subgroup 1 – Static tests at +25°C.  
(10% PDA calculated against Subgroup 1 for high-rel versions.)
- Subgroup 2 – Static tests at maximum rated temperature.
- Subgroup 3 – Static tests at minimum rated temperature.
- Subgroup 4 – Dynamic tests at +25°C.
- Subgroup 5 – Dynamic tests at maximum rated temperature.
- Subgroup 6 – Dynamic tests at minimum rated temperature.
- Subgroup 7 – Functional tests at +25°C.
- Subgroup 8 – Functional tests at maximum and minimum rated temperatures.
- Subgroup 9 – Switching tests at +25°C.
- Subgroup 10 – Switching tests at maximum rated temperature.
- Subgroup 11 – Switching tests at minimum rated temperature.
- Subgroup 12 – Periodically sample tested.

**ABSOLUTE MAXIMUM RATINGS**

- Supply Voltages (±V<sub>S</sub>) . . . . . ±6V
- Analog Input. . . . . ≤ ±VS or ±5V  
(Whichever Is Less)
- Continuous Output Current . . . . . ±50mA
- Operating Temperature Range (Case)  
AD9615BH . . . . . -25°C to +85°C  
AD9615TH . . . . . -55°C to +125°C
- Power Dissipation. . . . . See Thermal Model
- Junction Temperature. . . . . +165°C
- Storage Temperature Range . . . . . -65°C to +150°C
- Lead Temperature (Soldering, 10sec.) . . . . . +300°C



Operation figures. When operating in the noninverting mode,  $R_2 (R_{MATCH} || R_{IN})$  should be  $\leq 50\Omega$ .

Approximate rms output noise voltage can be determined by using the graph entitled Noise Spectral Density vs. Frequency along with the equation shown below\*. Based on the AD9615 Inverting Operation sketch:

$$V_O = (\sqrt{BW}) (\sqrt{4kTR_F(1-G) + V_n^2(1-G)^2 + I_n^2 R_F^2})$$

Where:

- $V_n$  = noise voltage spectral density
- $I_n$  = noise current spectral density
- $BW$  = noise bandwidth (Hz)
- $G$  = closed-loop gain =  $-R_F/R_1$
- $R_F$  = feedback resistor ( $\Omega$ )
- $k$  = Boltzmann's Constant =  $1.381 \times 10^{-23}$  J/K
- $T$  = absolute temperature (degrees Kelvin)


\*Assumes source (driving) resistance = 0.

### Using External Feedback Resistors

The internal 1.5k feedback resistor ( $R_F$ ) for the AD9615 was chosen for optimum ac performance at most gain settings. By including the resistor inside the package, parasitic capacitance is minimized, thus reducing peaking and extending the bandwidth. In some situations it is desirable to operate with an external feedback resistor (*low capacitance, low inductance resistors such as part number PR8351 from Precision Resistive Products are necessary to optimize ac response*). Care must be taken to understand the effects of the change on the dynamic performance of the AD9615.

### Increasing $R_F$

The value of the feedback resistor controls the location of the closed-loop dominant pole. As the feedback resistor is increased, the bandwidth for a given gain setting decreases. Conversely, if  $R_F$  is reduced, the bandwidth increases, phase margin diminishes, possibly resulting in instability. Care must be taken to prevent oscillations induced by lower value feedback resistors; however, bandwidth can be extended in higher gain settings by utilizing a lower value  $R_F$ .



Effect of  $R_F$  on Bandwidth


Low-reactance external feedback resistors should be used to optimize ac performance. To minimize the effective shunt capacitance in the feedback loop, two or more resistors can be used in series to obtain higher values of  $R_F$ . Using the internal feedback resistor in series with an external resistor is advisable in some applications (where resistor tempco cancellation is not required).

### SUGGESTED LAYOUT


Good layout practices are always crucial to realize the full potential of the AD9615. A large ground plane is strongly recommended. The ground plane provides a low impedance path for

all power supply and signal currents and suppresses EMI.

Ceramic 0.1 $\mu$ F decoupling capacitors should be placed as close as possible (preferably less than 0.1") to the specified pins shown in the following diagrams. The (10 $\mu$ F) tantalum capacitors for additional decoupling of each power supply should be placed within one inch of their specified pins.



AD9615 Inverting Operation




AD9615 Noninverting Operation

Run lengths must be kept as short as possible; if the signal path must be longer than two or three inches, use terminated coaxial cable and/or microstrip techniques. Impedance mismatches will cause signal reflections and system distortion. Parasitic capacitance associated with ZIF (and other) device sockets will severely degrade the performance of the AD9615; if sockets must be used, individual pin sockets for each lead are strongly encouraged.

Output impedance of the driving source should equal  $R_{MATCH} || R_1$  (inverting mode) or  $R_{MATCH}$  (noninverting mode). A suggested layout is shown on the last page of this data sheet.


### LOAD CONSIDERATIONS

The best high-frequency performance of the AD9615 is achieved when total output capacitance ( $C_L$ ) is minimized. Realistically, this is not always possible (as when driving flash converters); but performance can be improved if a series resistor is used at the output of the amplifier, as shown below.



Isolating Capacitive Loads


A series isolation resistor will be required for driving capacitive loads  $>8\text{pF}$  (if  $R_L = 50$ ) and  $>4\text{pF}$  (if  $R_L = 500$ ).




Output Capacitance vs. Compensation

**AD9615 PERFORMANCE**


The following graphs and drawings provide additional information on the performance of the AD9615 operational amplifier. The data shown are based on typical characteristics.




Noise Spectral Density vs. Frequency




Harmonic Distortion vs. Frequency




Gain and Phase vs. Frequency - Inverting




Gain and Phase vs. Frequency - Noninverting




Small-Signal Pulse Response




Large-Signal Pulse Response



3rd Order Two-Tone Intermod Intercept




AD9615 CMRR and PSRR



Bandwidth vs.  $R_{LOAD}$  ( $A_V = -5$ )


### NONINVERTING LOW GAINS

Because of parasitic capacitance on the inverting input, peaking is an inherent result when operating the AD9615 in noninverting low gain configurations ( $A_V \leq +8$ ). Peaking response can be eliminated by connecting a low-pass RC network to the noninverting input node. See the diagram below.



Gain/Frequency Noninverting Compensation


In the circuit, a 6pF capacitor should be used in parallel with a 1–3pF variable capacitor. The variable component should be adjusted until the desired frequency response is obtained. The diagram below illustrates the results. (See graph of uncompensated gain vs. frequency for comparison.)



Gain vs. Frequency, Compensated - Noninverting


### AD9615 THERMAL CONSIDERATIONS

The following chart illustrates an important characteristic of the AD9615 amplifier. A proprietary design feature of the output stage assures that power dissipation and case temperature remain constant regardless of the amount of output power delivered by the amplifier. The **AD9615 power dissipation remains approximately constant when driving resistive loads between 50Ω and 150Ω**, in marked contrast to most conventional operational amplifiers in which heavier loads mean more power dissipation, higher case temperatures and less reliability.



Temperature/Power Dissipation vs. Output Power/Load

This unique feature means that *no heat sinking is required in still air at ambient temperatures as high as +116°C; with air flow of 500 LFPM, the device can be operated to +125°C before heat sinking is necessary.*




### AD9615 LAYOUT INFORMATION

The suggested layout of the AD9615 shown as follows is based on the proven performance of the AD9611/AD9615 Evaluation Board. The user is urged to use a similar layout when incorporating the amplifier into the system in which it will operate. Evaluation boards are available from Analog Devices; the AD9615 and AD9611 evaluation boards are identical.

In the layout, resistors are film; 0.1W; ±1%; 50ppm. Capacitors C1 and C2 are tantalum; 10μF; 20%; 35V. C3–C8 are ceramic; 0.1μF; 20%; 50V. Connectors J1–J3 are Amphenol BNC type; pin sockets are available from Amp as part number 6-330808-3 (open end).


The input connections shown below are based on the layout of the evaluation board. Refer to earlier figures (inverting operation and noninverting operation) for schematic details.




Suggested Layout Input Connections

Operating Mode	Connect	Between
Inverting	R <sub>MATCH</sub>	E1 and E2
	R1	E3 and E5
	Strap	E6 and E7
Noninverting	Strap	E8 and E9
	R1	E4 and E5
	R <sub>MATCH</sub>	E9 and E10


Table II



AD9615 Suggested Layout Component Side, Viewed from Top



AD9615 Suggested Layout Component Side (Top) Viewed from Top



AD9615 Suggested Layout Solder Side (Bottom) Viewed from Top

C1216-10-7/88

PRINTED IN U.S.A.