- SN74LS64X-1 Versions Rated at I_{OL} of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

DEVICE	OUTPUT	LOGIC
'LS640	3-State	Inverting
'LS641	Open-Collector	True
'LS642	Open-Collector	Inverting
'LS644	Open-Collector	True and inverting
'LS645	3-State	True

description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input $\overline{(G)}$ can be used to disable the device so the buses are effectively isolated.


The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum I_{QL} is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

SN54LS' . . . J PACKAGE SN74LS' . . . DW OR N PACKAGE (TOP VIEW)

DIR[1	20	Dvcc
A1[2	19	□G
A2[3	18	□ B1
A3[4	17	□ B2
A4[5	16	B3
A5[6	15	□ B4
A6[7	14	□ B5
A7[8	13	□B6
A8[9	12	B7
GND	10	11	□ B8

SN54LS' . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE


CO	NTROL					
INPUTS		'LS640	'LS641			
G	DIR	'LS642	'LS645	'LS644		
L	L	B data to A bus	B data to A bus	B data to A bus		
L	Н	A data to B bus	A data to B bus	A data to B bus		
Н	X	Isolation	Isolation	Isolation		

H = high level, L= low level, X = irrelevant



SDLS189 - APRIL 1979 - REVISED MARCH 1988


logic symbols†





 $^{^\}dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.





logic diagrams (positive logic)













absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	٧
Input voltage: All inputs	٧
I/O ports	
Operating free-air temperature range: SN54LS640, SN54LS64555 °C to 125 °C	ъС
SN74LS640, SN74LS645 0 °C to 70 °C	,C
Storage temperature range65°C to 150°C	oC.

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	PARAMETER		SN54LS640 SN54LS645					UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-Ivel input voltage	2			2			V	
VIL	Low-level input voltage			0.5			0.6	V	
ЮН	High-level output current			12			– 15	mA	
loL	Low-level output current			12			24		
-01							48†	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

[†]The 48-mA limit applies for the SN74LS640-1 and SN74LS645-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	PARAMETER TEST CONDITIONS‡				SN54LS640 SN54LS645			S	UNIT		
					MIN	TYP§	MAX	MIN	TYP§	MAX	
VIK		V _{CC} = MIN,	$I_1 = -18 \text{ mA}$				- 1.5			- 1.5	V
Hyste (V _{T+} –		V _{CC} = MIN,		A or B input	0.1	0.4		0.2	0.4		٧
Voн		V _{CC} = MIN,	V _{IH} = 2 V,	I _{OH} = -3 mA	2.4	3.4		2.4	3.4		
VOH	VIL = I			IOH = MAX	2			2			1
		V _{CC} = MIN, V _{IL} = MAX	V _{IH} = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL				IOL = 24 mA					0.35	0.5	
				IOL = 48 mA#					0.4	0.5]
lozh		V _{CC} = MAX,		V _O = 2.7 V			20			20	μΑ
lozL		V _{CC} = MAX,	$\overline{\mathbb{G}}$ at 2 V,	V _O = 0.4 V			- 0.4			- 0.4	mA
l _l	A or B	V _{CC} = MAX		V ₁ = 5.5 V			0.1			0.1	
'1	DIR or G	VCC WAX		V ₁ = 7 V			0.1			0.1	mA
IH		V _{CC} = MAX,	V _{IH} = 2.7 V				20			20	μΑ
L		V _{CC} = MAX,	V _{IL} = 0.4 V				- 0.4			- 0.4	mA
los¶		V _{CC} = MAX			- 40		- 225	- 40		- 225	mA
	Outputs high					48	70		48	70	
Icc	Outputs low	$V_{CC} = MAX$,	Outputs open			62	90		62	90	mA
	Outputs at Hi-Z					64	95		64	95	1

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

^{*}The 48-mA condition applies for the SN74LS640-1 and SN74LS645-1 only.



 $^{^{\}S}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.


Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$

	PARAMETER	FROM	TO	TEST	′LS64	10, 'LS6	640-1	'LS64	5, 'LS6	45-1	UNIT
	PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
10	Propagation delay time,	Α	В			6	10		8	15	
tPLH	low-to-high-level output	В	Α	1		6	10		8	15	ns
tou	Propagation delay time,	Α	В	$C_1 = 45 pF$		8	15		11	15	
tPHL	high-to-low-level output	В	А	-		8	15		11	15	ns
100	Output enable time to	G	Α	$R_L = 667 \Omega$, See Note 2		31	40		31	40	
tPZL	low level	G	В	See Note 2		31	40		31	40	ns
+	Output enable time to	G	А			23	40		26	40	
tPZH	high level	G	В			23	40		26	40	ns
+	Output disable time	Ğ	Α	C F - F		15	25		15	25	
^t PLZ	from low level	G	В	$C_L = 5 pF$,	· ·	15	25		15	25	ns
tm	Output disable time	G	Α	$R_L = 667 \Omega$,		15	25		15	25	
tPHZ	from high level	G	В	See Note 2		15	25		15	25	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs



SDLS189 - APRIL 1979 - REVISED MARCH 1988

TYPICAL CHARACTERISTICS

\$N54LS' INVERTING OUTPUT VOLTAGE




FIGURE 1

SN54LS' NONINVERTING OUTPUT VOLTAGE




FIGURE 3

SN74LS' INVERTING OUTPUT VOLTAGE




FIGURE 2

SN74LS' NONINVERTING OUTPUT VOLTAGE




FIGURE 4



SN54LS641, SN54LS642, SN54LS644 SN74LS641, SN74LS642, SN74LS644 OCTAL BUS TRANSCEIVRS WITH OPEN-COLLECTOR OUTPUTS

SDLS189 - APRIL 1979 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
nput voltage: All inputs and I/O ports
Operating free-air temperature range: SN54LS641, SN54LS642, SN54LS644
SN74LS641, SN74LS642, SN74LS644
Storage temperature range

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	PARAMETER	1	SN54LS641 SN54LS642				SN74LS641 SN74LS642		
		5	SN54LS644						
		MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
V_{IH}	High-level input voltage	2	*****		2			V	
VIL	Low-level input voltage			0.5			0.6	V	
Vон	High-level output voltage			5.5			5.5	V	
loL	Low-level output current			12			24		
-01	Low love output outlett						48 §	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

The 48 mA limit applies for the SN74LS641-1, SN74LS642-1, and SN74LS644-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS †		SN54LS641 SN54LS642 SN54LS644			SN74LS641 SN74LS642 SN74LS644			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIK		V _{CC} = MIN,	I _I = - 18 mA			- 1.5			- 1.5	V
Hysteres (V _{T+} – V-		V _{CC} = MIN,	A or B input	0.1	0.4		0.2	0.4		٧
ЮН		V _{CC} = MIN, V _{IL} = MAX,	V _{IH} = 2 V, V _{OH} = 5.5 V			0.1			0.1	mA
		V _{CC} = MIN,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
VOL		V _{1H} = 2 V,	IOL = 24 mA					0.35	0.5	V
		VIL = MAX	IOL = 48 mA §					0.4	0.5	
11	A or B	V _{CC} = MAX	V _I = 5.5 V			0.1			0.1	_
'1	DIR or G	ACC - IMAY	V _I = 7 V			0.1			0.1	mA
lн		V _{CC} = MAX,	V _I = 2.7 V			20			20	μА
ηL		V _{CC} = MAX,	V ₁ = 0.4 V			- 0.4			- 0.4	mΑ
	Outputs high				48	70		48	70	
Icc	Outputs low	V _{CC} = MAX,	Outputs open		62	90		62	90	mA
	Outputs at Hi-Z				64	95		64	95	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$.

[§]The 48 mA condition applies for the SN74LS641-1, SN74LS642-1, and SN74LS644-1 only.

ŀ			e E		ž.		se S		sc C
644-1	MAX	25	25	25	25	4	40	09	22
LS644, 'LS644-1	TYP	17	19	14	16	56	25	43	37
J.TS6	MIN								
642-1	MAX	25	25	25	25	40	40	9	09
'LS642, 'LS642-1	TYP	19	19	14	14	26	28	43	39
9S7,	ME								
541-1	MAX	25	25	25	25	40	40	20	20
'LS641, 'LS641-1	TYP	17	17	16	16	23	25	34	37
	Z								
TECT CONDITIONS				, de chi 10	0 1 99 1	nL = 60/ 32,	200	Z aloni asc	
10	(OUTPUT)	В	۷.	8	٧	٧	В	∢	В
FROM	(INPUT)	٧	В	A	В	G, DIR	Ğ, DIR	G, DIR	G, DIR
PARAMETER		Propagation delay time,	PLH low-to-high-level output	Propagation delay time,	PHL high-to-low-level output	Output disable time	FLH from low level	Output enable time	the from high level

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





switching characteristics at VCC = 5 V, TA = 25 $^{\circ}$ C

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

₩ Texas Instruments	THE WORLI	LEADER I	N DSP AND	ANALOG
Products	Development Tools	~	Applications	•
Search	☐ Advanced Search ☐ Tech Support	☐ TI Home ☐ Comments	□ TI&ME □ Site Map	■ Employment ■ TI Global
>> Semiconductor Home > Products > Digital L	ogic > Transceivers > S	tandard Transceive	<u>rs</u> >	

SN54LS640, OCTAL BUS TRANSCEIVERS

Device Status: Active

- > Description
- > Features
- > Datasheets
- > Pricing/Samples/Availability
- > Application Notes
- > Related Documents

Parameter Name	SN54LS640			
Voltage Nodes (V)	5			
Vcc range (V)	4.5 to 5.5			
Input Level	TTL			
Output Level	TTL			
No. of Outputs	8			
Logic	Inv			

Description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input ($G\setminus$) can be used to disable the device so the buses are effectively isolated.

The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum I_{OL} is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from 0°C to 70°C.

Features

- SN74LS64X-1 Versions Rated at I_{OL} of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

Datasheets

Full datasheet in Acrobat PDF: sdls189.pdf (336 KB)
Full datasheet in Zipped PostScript: sdls189.psz (626 KB)

Pricing/Samples/Availability

Orderable Device	Package	<u>Pins</u>	<u>Temp</u> (°C)	<u>Status</u>	Price/unit USD (100- 999)	Pack Qty	DSCC Number	Availability / Samples
SN54LS640J	Ī	20	-55 TO 125	ACTIVE	4.33	1		Check stock or order
SNJ54LS640FK	<u>FK</u>	20	-55 TO 125	ACTIVE	10.02	1	84161012A	Check stock or order
SNJ54LS640J	Ī	20	-55 TO 125	ACTIVE	5.09	1	8416101RA	Check stock or order
SNJ54LS640W	W	20	-55 TO 125	ACTIVE	12.78	1	8416101SA	Check stock or order

Application Reports

View Application Reports for <u>Digital Logic</u>

- DESIGNING WITH LOGIC (SDYA009C Updated: 06/01/1997)
- DESIGNING WITH THE SN54/74LS123 (SDLA006A Updated: 03/01/1997)
- INPUT AND OUTPUT CHARACTERISTICS OF DIGITAL INTEGRATED CIRCUITS (SDYA010 Updated: 02/05/1999)
- LIVE INSERTION (SDYA012 Updated: 02/05/1999)
- LOGIC SOLUTIONS FOR IEEE STD 1284 (SCEA013 Updated: 06/27/1999)
- LVT-TO-LVTH CONVERSION (SCEA010 Updated: 02/05/1999)

Related Documents

- DOCUMENTATION RULES (SAP) AND ORDERING INFORMATION (SZZU001B, 4 KB Updated: 05/06/1999)
- LOGIC SELECTION GUIDE SECOND HALF 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MORE POWER IN LESS SPACE TECHNICAL ARTICLE (SCAU001A, 850 KB Updated: 03/01/1996)

Table Data Updated on: 8/8/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy</u>

