

# 4-Mbit (256K x 16) Static RAM

#### **Features**

- Pin equivalent to CY7C1041BV33
- Temperature Ranges
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C
  - Automotive: -40°C to 125°C
- · High speed
  - $t_{AA} = 10 \text{ ns}$
- · Low active power
  - 324 mW (max.)
- · 2.0V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

## Functional Description<sup>[1]</sup>


The CY7C1041CV33 is a high-performance CMOS Static RAM organized as 262,144 words by 16 bits.

Writing to the device is <u>acc</u>omplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. If Byte LOW Enable (BLE) is LOW, then data from I/O pins (I/O $_0$ –I/O $_7$ ), is written into the location specified on the address pins (A $_0$ –A $_1$ ). If Byte HIGH Enable (BHE) is LOW, then data from I/O pins (I/O $_8$ –I/O $_1$ 5) is written into the location specified on the address pins (A $_0$ –A $_1$ 7).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte LOW Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  – I/O $_7$ . If Byte HIGH Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O $_0$ -I/O $_1$ 5) are placed in <u>a</u> high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation (CE LOW, and WE LOW).

The CY7C1041CV33 is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout, as well as a 48-ball fine-pitch ball grid array (FBGA) package.



Notes:

1. For guidelines on SRAM system design, please refer to the "System Design Guidelines" Cypress application note, available on the internet at www.cypress.com.




## **Selection Guide**

		-10	-12	-15	-20	Unit
Maximum Access Time	10	12	15	20	ns	
Maximum Operating Current	Commercial	90	85	80	75	mA
	Industrial	100	95	90	85	mA
	Automotive	-	-	-	90	mA
Maximum CMOS Standby Current	Commercial/ Industrial	10	10	10	10	mA
	Automotive	-	-	-	15	mA

## **Pin Configurations**

# 48-ball Mini FBGA (Top View)





## **Pin Definitions**

Pin Name	44-SOJ, 44-TSOP Pin Number	48-ball FBGA Pin Number	I/O Type	Description					
A <sub>0</sub> -A <sub>17</sub>	1–5, 18–27, 42–44	A3, A4, A5, B3, B4, C3, C4, D4, H2, H3, H4, H5, G3, G4, F3, F4, E4, D3	Input	Address Inputs used to select one of the address locations.					
I/O <sub>0</sub> –I/O <sub>15</sub>	7–10,13–16, 29–32, 35–38	B1, C1, C2, D2, E2, F2, F1, G1, B6, C6, C5, D5, E5, F5, F6, G6	Input/Output	Bidirectional Data I/O lines. Used as input or output lines depending on operation					
NC <sup>[2]</sup>	28	A6, E3, G2, H1, H6	No Connect	No Connects. This pin is not connected to the die					
WE	17	G5	Input/Control	Write Enable Input, active LOW. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted.					
CE	6	B5	Input/Control	<b>Chip Enable Input, active LOW.</b> When LOW, selects the chip. When HIGH, deselects the chip.					
BHE, BLE	40, 39	B2, A1	Input/Control	Byte Write Select Inputs, active LOW. BHE controls I/O <sub>15</sub> –I/O <sub>8</sub> , BLE controls I/O <sub>7</sub> –I/O <sub>0</sub>					
ŌĒ	41	A2	Input/Control	Output Enable, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins.					
V <sub>SS</sub>	12, 34	D1, E6	Ground	<b>Ground for the device.</b> Should be connected to ground of the system.					
V <sub>CC</sub>	11, 33	D6, E1	Power Supply	Power Supply inputs to the device.					

Note:
2. NC pins are not connected on the die.



#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied......–55°C to +125°C

Supply Voltage on  $V_{CC}$  to Relative  $GND^{[3]}$  .... -0.5V to +4.6V

DC Voltage Applied to Outputs

in High-Z State<sup>[3]</sup>.....–0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage<sup>[3]</sup>.....-0.5V to V<sub>CC</sub> + 0.5V

Static Discharge Voltage	.>2001V
(per MIL-STD-883, Method 3015)	
Latch-up Current	>200 mA

#### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	$3.3V \pm 0.3V$
Industrial	–40°C to +85°C	
Automotive	-40°C to +125°C	

## **DC Electrical Characteristics** Over the Operating Range

					10		12		15	-2	20	
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> =	–4.0 mA	2.4		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> =	8.0 mA		0.4		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.3	V						
V <sub>IL</sub> [3]	Input LOW Voltage			-0.3	8.0	-0.3	0.8	-0.3	0.8	-0.3	8.0	V
I <sub>IX</sub>		$GND \leq V_I \leq V_CC$	Com'l/Ind'l	-1	+1	-1	+1	-1	+1	-1	+1	μΑ
	Current		Automotive							-20	+20	μΑ
I <sub>OZ</sub>		_ 001_	Com'l/Ind'l	-1	+1	-1	+1	-1	+1	-1	+1	μΑ
	Current	V <sub>CC</sub> , Output Disabled	Automotive							-20	+20	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating		Com'l		90		85		80		75	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Ind'l		100		95		90		85	mA
			Automotive								90	mA
I <sub>SB1</sub>	Automatic CE		Com'l/Ind'l		40		40		40		40	mA
	Power-down Current —TTL Inputs	$CE \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$	Automotive								45	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,	Com'l/Ind'l		10		10		10		10	mA
	Power-down Current —CMOS Inputs	$CE \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V,$ or $V_{IN} \le 0.3V, f = 0$	Automotive								15	mA

## Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 3.3V$	8	pF
C <sub>OUT</sub>	I/O Capacitance		8	pF

## Thermal Resistance<sup>[4]</sup>


Parameter	Description	Test Conditions	44-pin TSOP-II	48-FBGA	44-SOJ	Unit
- 3/1	`	Test conditions follow standard test methods and procedures for	42.96	38.15	25.99	°C/W
$\Theta_{JC}$		measuring thermal impedance, per EIA / JESD51.	10.75	9.15	18.8	°C/W


#### Notes:


<sup>3.</sup>  $V_{IL}$  (min.) = -2.0V and  $V_{IH}$ (max) =  $V_{CC}$  + 0.5V for pulse durations of less than 20 ns. 4. Tested initially and after any design or process changes that may affect these parameters.




## AC Test Loads and Waveforms<sup>[5]</sup>









## AC Switching Characteristics<sup>[6]</sup> Over the Operating Range

		-10		-12		_	15	-20		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle			•		•	•	•		•	
t <sub>power</sub> <sup>[7]</sup>	V <sub>CC</sub> (typical) to the first access	1		1		1		1		μS
t <sub>RC</sub>	Read Cycle Time	10		12		15		20		ns
t <sub>AA</sub>	Address to Data Valid		10		12		15		20	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12		15		20	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6		7		8	ns
t <sub>LZOE</sub>	OE LOW to Low-Z	0		0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[8, 9]</sup>		5		6		7		8	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[9]</sup>	3		3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[8, 9]</sup>		5		6		7		8	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		10		12		15		20	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6		7		8	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z	0		0		0		0		ns
t <sub>HZBE</sub>	Byte Disable to High-Z		6		6		7		8	ns
Write Cycle <sup>[</sup>	10, 11]		•		•	•	•	•		
t <sub>WC</sub>	Write Cycle Time	10		12		15		20		ns
t <sub>SCE</sub>	CE LOW to Write End	7		8		10		10		ns
t <sub>AW</sub>	Address Set-Up to Write End	7		8		10		10		ns

Shaded areas contain advance information.

#### Notes:

- AC characteristics (except High-Z) for 10-ns parts are tested using the load conditions shown in Figure (a). All other speeds are tested using the Thevenin load shown in Figure (b). High-Z characteristics are tested for all speeds using the test load shown in Figure (d).
   Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
   t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.
   t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

- HazoE: HazoE: HazoE: And HazoE and voltage condition, thazoE is less than thazoE is less than that that the state of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the
- 11. The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




## **AC Switching Characteristics**<sup>[6]</sup> Over the Operating Range (continued)


			-10		-12		-15		-20	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		10		10		ns
t <sub>SD</sub>	Data Set-Up to Write End	5		6		7		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[9]</sup>	3		3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[8, 9]</sup>		5		6		7		8	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		8		10		10		ns

## **Switching Waveforms**

Read Cycle No. 1<sup>[12, 13]</sup>



## Read Cycle No. 2 (OE Controlled)[13, 14]



#### Notes:

- 12. <u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u> and/or <u>BHE</u> = V<sub>IL</sub>.


  13. <u>WE</u> is HIGH for Read cycle.

  14. Address valid prior to or coincident with <u>CE</u> transition LOW.




## **Switching Waveforms** (continued)

## Write Cycle No. 1 (CE Controlled)<sup>[15, 16]</sup>



## Write Cycle No. 2 (BLE or BHE Controlled)




<sup>15.</sup> Data I/O is high-impedance if OE or BHE and/or BLE = V<sub>IH</sub>.

16. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



## Switching Waveforms (continued)

## Write Cycle No. 2 (WE Controlled, OE LOW)



## **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Χ	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1041CV33-10BAC	51-85106	48-ball Fine Pitch BGA	Commercial
	CY7C1041CV33-10BAXC	51-85106	48-ball Fine Pitch BGA (Pb-Free)	
	CY7C1041CV33-10VC	51-85082	44-lead (400-mil) Molded SOJ	
	CY7C1041CV33-10VXC	51-85082	44-lead (400-mil) Molded SOJ (Pb-Free)	
	CY7C1041CV33-10ZC	51-85087	44-pin TSOP II Z44	
	CY7C1041CV33-10ZXC	51-85087	44-pin TSOP II Z44 (Pb-Free)	
	CY7C1041CV33-10BAI	51-85106	48-ball Fine Pitch BGA	Industrial
	CY7C1041CV33-10BAXI	51-85106	48-ball Fine Pitch BGA (Pb-Free)	
	CY7C1041CV33-10ZI	51-85087	44-pin TSOP II Z44	
	CY7C1041CV33-10ZXI	51-85087	44-pin TSOP II Z44 (Pb-Free)	
12	CY7C1041CV33-12VC	51-85082	44-lead (400-mil) Molded SOJ	Commercial
	CY7C1041CV33-12VXC	51-85082	44-lead (400-mil) Molded SOJ (Pb-Free)	
	CY7C1041CV33-12ZC	51-85087	44-pin TSOP II Z44	
	CY7C1041CV33-12ZXC	51-85087	44-pin TSOP II Z44 (Pb-Free)	
	CY7C1041CV33-12BAXI	51-85106	48-ball Fine Pitch BGA (Pb-Free)	Industrial
	CY7C1041CV33-12VXI	51-85082	44-lead (400-mil) Molded SOJ (Pb-Free)	
	CY7C1041CV33-12ZI	51-85087	44-pin TSOP II Z44	
	CY7C1041CV33-12ZXI	51-85087	44-pin TSOP II Z44 (Pb-Free)	
15	CY7C1041CV33-15VC	51-85082	44-lead (400-mil) Molded SOJ	Commercial
	CY7C1041CV33-15VXC	51-85082	44-lead (400-mil) Molded SOJ (Pb-Free)	
	CY7C1041CV33-15ZC	51-85087	44-pin TSOP II Z44	
	CY7C1041CV33-15ZXC	51-85087	44-pin TSOP II Z44 (Pb-Free)	
	CY7C1041CV33-15VI	51-85082	44-lead (400-mil) Molded SOJ	Industrial
	CY7C1041CV33-15VXI	51-85082	44-lead (400-mil) Molded SOJ (Pb-Free)	
	CY7C1041CV33-15ZI	51-85087	44-pin TSOP II Z44	
	CY7C1041CV33-15ZXI	51-85087	44-pin TSOP II Z44 (Pb-Free)	
20	CY7C1041CV33-20VXC	51-85082	44-lead (400-mil) Molded SOJ (Pb-Free)	Commercial
	CY7C1041CV33-20ZC	51-85087	44-pin TSOP II Z44	
	CY7C1041CV33-20ZXC	51-85087	44-pin TSOP II Z44 (Pb-Free)	
	CY7C1041CV33-20ZI	51-85087	44-pin TSOP II Z44	Industrial
	CY7C1041CV33-20ZXI	51-85087	44-pin TSOP II Z44 (Pb-Free)	
	CY7C1041CV33-20BAE	51-85106	48-ball Fine Pitch BGA	Automotive
	CY7C1041CV33-20BAXE	51-85106	48-ball Fine Pitch BGA (Pb-Free)	
	CY7C1041CV33-20VE 51-85082		44-lead (400-mil) Molded SOJ	
	CY7C1041CV33-20VXE	51-85082	44-lead (400-mil) Molded SOJ (Pb-Free)	
	CY7C1041CV33-20ZE	51-85087	44-pin TSOP II Z44	
	CY7C1041CV33-20ZXE	51-85087	44-pin TSOP II Z44 (Pb-Free)	
	CY7C1041CV33-20ZSXE	51-85087	44-pin TSOP II Z44 (Pb-Free)	


Please contact your local Cypress sales representative for availability of these parts





## **Package Diagrams**

## 48-Ball (7.00 mm x 8.5 mm x 1.2 mm) FBGA (51-85106)

TOP VIEW








51-85106-\*E




### Package Diagrams (continued)


#### 44-lead (400-mil) Molded SOJ (51-85082)





## 44-pin TSOP II (51-85087)

DIMENSION IN MM (INCH)
MAX
MIN.









All products and company names mentioned in this document may be the trademarks of their respective holders.



## **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109513	12/13/01	HGK	New Data Sheet
*A	112440	12/20/01	BSS	Updated 51-85106 from revision *A to *C
*B	112859	03/25/02	DFP	Added CY7C1042CV33 in BGA package Removed 1042 BGA option pin ACC Final Data Sheet
*C	116477	09/16/02	CEA	Add applications foot note to data sheet
*D	119797	10/21/02	DFP	Added 20-ns speed bin
*E	262949	See ECN	RKF	Added Lead (Pb)-Free parts in the Ordering info (Page #9)     Added Automotive Specs to Datasheet
*F	361795	See ECN	SYT	Added Pb-Free offerings in the Ordering Information
*G	435387	See ECN	NXR	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed -8 Speed bin from Product offering. Corrected typo in description for BHE/BLE in pin definitions table on Page#3 corrected ther Pin name from OE2 to OE. Included the Maximum Ratings for Static Discharge Voltage and Latch up Current. Changed the description of I <sub>IX</sub> current from Input Load Current to Input Leakage Current Updated the Ordering Information table and replaced the Package Name column with Package Diagram.