


# DM54L73 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

#### **General Description**

This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high, the data from the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave. The logic states of the J and K inputs must not be allowed to change while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the clear input will reset the outputs regardless of the logic states of the other inputs.

# **Connection Diagram**



TL/F/663

## Function Table

Inputs				Outputs		
CLR	CLK	J	к	Q	Q	
L	x	х	х	L	Н	
н	л	L	L	QO	<u>Q</u> O	
н	л	н	L	н	L	
Н	л	L	н	L	Н	
н	Л	н	н	Το	ggle	

Order Number DM54L73J or DM54L73W See NS Package Number J14A or W14B

H = High Logic Level

 ${\sf X}\,=\,{\sf Either}$  Low or High Logic Level

L = Low Logic Level

 $\Box$  = Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

 ${\rm Q}_{\rm O}=$  The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each complete high level clock pulse.

© 1995 National Semiconductor Corporation TL/F/6630

RRD-B30M105/Printed in U. S. A.

DM54L73 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

August 1989

### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	8V
Input Voltage	5.5V
Storage Temperature Range	$-65^{\circ}$ C to $+150^{\circ}$ C
Operating Free Air Temperature Range	
DM54L	-55°C to +125°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Symbol	Parameter Supply Voltage		DM54L73			Units
oymbol			Min	Min Nom M		onita
V <sub>CC</sub>			4.5	5	5.5	V
V <sub>IH</sub>	High Level Input Voltage		2			V
V <sub>IL</sub>	Low Level Input Voltage	Clock			0.6	V
		Others			0.7	
I <sub>OH</sub>	High Level Output Current				-0.2	mA
I <sub>OL</sub>	Low Level Output Current				2	mA
fCLK	Clock Frequency (Note 2)		0		6	MHz
t <sub>W</sub>	Pulse Width (Note 2)	Clock High	100			
		Clock Low	100			ns
		Clear Low	100			
t <sub>SU</sub>	Input Setup Time (Notes 1 & 2)		0↑			ns
t <sub>H</sub>	Input Hold Time (Notes 1 & 2)		0↓			ns
TA	Free Air Operating Temperature		-55		125	°C

Note 2:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .


Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V <sub>OH</sub>	High Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OH} = \text{Max} \\ V_{IL} &= \text{Max}, \text{V}_{IH} = \text{Min} \end{split}$		2.4	3.3		V
V <sub>OL</sub>	Low Level Voltage Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OL} = \text{Max} \\ V_{IL} &= \text{Max}, V_{IH} = \text{Min} \end{split}$			0.15	0.3	V
II Input Current @ Max Input Voltage	Input Current @ Max	V <sub>CC</sub> = Max	J, K			100	
	$V_{I} = 5.5V$	Clear			200	μΑ	
		Clock			200		
I <sub>IH</sub> High Level Input Current	$V_{CC} = Max$ $V_I = 2.4V$	J, K			10	μΑ	
		Clear			20		
			Clock			-200	]
I <sub>IL</sub> Low Level Input Current	$V_{CC} = Max$ $V_1 = 0.3V$	J, K			-0.18		
		Clear			-0.36	mA	
			Clock			-0.36	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max		-3		- 15	mA
Icc	Supply Current	V <sub>CC</sub> = Max (Note 2)			1.5	2.88	mA

Note 1: All typicals are at V\_{CC} = 5V, T\_A = 25^{\circ}C.

Note 2: With all outputs open,  $I_{CC}$  is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock is grounded.

Switching Characteristics  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$  (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	$\mathbf{R}_{\mathbf{L}} = 4  \mathbf{k} \Omega,$	$C_L = 50  pF$	Units
		To (Output)	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		6		MHz
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Q		150	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clear to $\overline{Q}$		75	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Q or $\overline{Q}$	10	75	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Q or $\overline{Q}$	10	150	ns



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications