

54HC113

Dual J-K Negative-Edge-Triggered Flip-Flops with Preset

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset input sets the outputs regardless of the levels of the other inputs. When Preset (PRE) is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54HC113 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC113 is characterized for operation from -40°C to 85°C.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

 Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset input sets the outputs regardless of the levels of the other inputs. When Preset (PRE) is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the outputs. These versatile flip-flops can perform as toggle flipflops by tying J and K high.

The SN54HC113 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74HC113 is characterized for operation from -40 °C to 85 °C.


FUNCTION TABLE

	INP	OUT	VTS		
PRE	CLK	J	ĸ	٥	Q
L	x	x	X	Н	L
н	1	L	L	QO	<u>a</u> 0
н	4	н	ι	н	L
н	1	L	-н	L	н
н	1 I	н	- н	TOGGLE	
н	н	х	×	Q ₀	σo


SN54HC113, SN74HC113 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

D2684, DECEMBER 1982-REVISED SEPTEMBER 1987

SN54HC113...J PACKAGE SN74HC113...D OR N PACKAGE (TOP VIEW)




SN54HC113 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

logic symbol[†]




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.



SN54HC113, SN74HC113 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, V _{CC} 0.5 V to 7 V	/
Input clamp current, I_{K} (VI < 0 or VI > VCC) ±20 mA	۱.
Output clamp current, IOK (VO < 0 or VO > VCC $\dots \dots $	ι.
Continuous output current, I_0 (V ₀ = 0 to V _{CC}) ±25 mA	ι.
Continuous current through VCC or GND pins ±50 mA	۱.
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	2
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D or N package 260 °C	5
Storage temperature range	2

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

		SN54HC113			SN74HC113			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC} Supply voltage		2	5	6	2	5	6	V
	$V_{CC} = 2 V$	1.5			1.5			
VIH High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			v
	$V_{CC} = 6 V$	4.2			4.2		-	
	$V_{CC} = 2 V$	0		0.3	0		0.3	v
VIL Low-level input voltage	V _{CC} = 4.5 V	0		0.9	0		0.9	
	V _{CC} = 6 V	0		1.2	0		1.2	
Vi Input voltage		0		Vcc	0		Vcc	v
VO Output voltage		0		Vcc	0		VCC	V
	$V_{CC} = 2 V$	0		1000	0		1000	
t Input transition (rise and fall) times	V _{CC} = 4.5 V	0		500	0		500	ns
	$V_{CC} = 6 V$	0		400	0		400	
TA Operating free-air temperature		- 55		125	- 40		85	°C

recommended operating conditions



SN54HC113, SN74HC113 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Ver	T _A = 25°C			SN54HC113		SN74HC113		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
∨он		2 V	1.9	1.998		1.9		1.9		
	V _I = V _{IH} or V _{IL} , I _{OH} = −20 μA	4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		v
	$V_i = V_{iH}$ or V_{iL} , $I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7		3.84		
	$V_I = V_{IH} \text{ or } V_{IL}, I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 20 \ \mu A$	4.5 V		0.001	0.1		0.1		0.1	
VOL		6 V		0.001	0.1		0.1		0.1	v
	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4	[0.33	
	VI = VIH or VIL, IOL = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
կ	$V_1 = V_{CC} \text{ or } 0$	6 V		±0.1	±100		±1000		± 1000	nA
lcc	$V_I = V_{CC} \text{ or } 0, I_0 = 0$	6 V			4		80		40	μA
Ci		2 to 6 V		3	10		10		10	рF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			Vee	T _A =	SN54HC113		SN74HC113		UNIT	
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		6		4.2		5	
fclock	clock Clock frequency		4.5 V		31		21		25	MHz
			6 V		36		25		29	
t _w Pulse duration			2 V	100		150		125		
	PRE low	4.5 V	20		30		25			
	D las duration		6 V	17		25		21		ns
	Pulse duration		2 V	80		120		100		
		CLK high or low	4.5 V	16		24		20		
			6 V	14		20		17		
			2 V	100		150		125		
		Data (J, K)	4.5 V	20		30		25		
	Setup time		6 V	17		25		21		
t _{su}	before CLK		2 V	25		40		30		ns
		PRE inactive	4.5 V	5		8		6		
			6 V	4		7		5		
			2 V	0		0		0		
th	Hold time, data after C	LK1	4.5 V	0		0		0		ns
			6 V	0		0		0		

HCMOS Devices 8



SN54HC113, SN74HC113 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 50 pF (see Note 1)

PARAMETER	FROM	TO (OUTPUT)		T	_ = 25	°C	SN54HC113		SN74	HC113	
	(INPUT)		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6	10		4.2		5		
f _{max}			4.5 V	31	50		21		25		MHz
			6 V	36	60		25		29		
			2 V		60	165		250		205	
t _{pd} PRE	PRE	PRE Q or Q	4.5 V		18	33		50		41	ns
			6 V		15	28		43	[35	
			2 V		85	140		211		175	
^t pd	CLK	Ω or Ω	4.5 V		19	28		42		35	ns
			6 V		16	24		36		30	
			2 V		28	75		110		95	
tt		Q or Q	4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	
									•		
Cpd	Power dissipation capacitance per flip-flop				N	o ioad,	Δ = 2	5°C		35	pF typ

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

