## C- <br> CYPRESS

The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix "MB". However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix "CY".

## How to Check the Ordering Part Number

1. Go to www.cypress.com/pcn.
2. Enter the keyword (for example, ordering part number) in the SEARCH PCNS field and click Apply.
3. Click the corresponding title from the search results.
4. Download the Affected Parts List file, which has details of all changes

For More Information
Please contact your local sales office for additional information about Cypress products and solutions.

## About Cypress

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to www.cypress.com.

The MB9A130LB Series are highly integrated 32-bit microcontrollers that dedicated for embedded controllers with low-power consumption mode and competitive cost.
The MB9A130LB Series are based on the ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (UART, CSIO, I ${ }^{2} \mathrm{C}$ ).
The products which are described in this data sheet are placed into TYPE3 product categories in FM3 Family Peripheral Manual.

## Features

## 32-bit ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-M3 Core

■Processor version: r2p1
■Up to 20 MHz Operation Frequency
■Integrated Nested Vectored Interrupt Controller (NVIC): 1 channel NMI (non-maskable interrupt) and 32 channels' peripheral interrupts and 8 priority levels

■24-bit System timer (Sys Tick): System timer for OS task management

## On-chip Memories

## [Flash memory]

■Up to 128 Kbytes
■Read cycle: 0 wait-cycle
■ Security function for code protection

## [SRAM]

This series contains 8 Kbyte on-chip SRAM that is connected to System bus of Cortex-M3 core.
■SRAM1: 8 Kbytes

## Multi-function Serial Interface (Max 8 channels)

Operation mode is selectable from the followings for each channel.

■UART
-CSIO
$\square{ }^{2} \mathrm{C}$

## [UART]

■Full-duplex double buffer
■Selection with or without parity supported
■Built-in dedicated baud rate generator
■External clock available as a serial clock

- Various error detection functions available (parity errors, framing errors, and overrun errors)


## [CSIO]

■Full-duplex double buffer
■Built-in dedicated baud rate generator
■ Overrun error detection function available

## [ ${ }^{2} \mathrm{C}$ ]

Standard-mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported

## A/D Converter (Max 8 channels)

## [12-bit A/D Converter]

■ Successive Approximation type
■Conversion time: Min. $1.0 \mu \mathrm{~s}$
■Priority conversion available (priority at 2 levels)
■Scanning conversion mode
-Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)

## Base Timer (Max 8 channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer

■16-bit PPG timer
■16-/32-bit reload timer
■16-/32-bit PWC timer

## General Purpose I/O Port

This series can use its pins as general purpose I/O ports when they are not used for peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

■Capable of pull-up control per pin
■Capable of reading pin level directly
-Built-in the port relocate function
■Up to 52 fast general purpose I/O Ports@64 pin Package

- Some pins are 5 V tolerant I/O See List of Pin Functions and I/O Circuit Type to confirm the corresponding pins.


## Multi-function Timer

The Multi-function timer is composed of the following blocks.
■16-bit free-run timer $\times 3 \mathrm{ch}$.
■Input capture $\times 4$ ch.
© Output compare $\times 6 \mathrm{ch}$.
■A/D activation compare $\times 1 \mathrm{ch}$.
■Waveform generator $\times 3 \mathrm{ch}$.
■16-bit PPG timer $\times 3 \mathrm{ch}$.
The following function can be used to achieve the motor control.

■PWM signal output function
■DC chopper waveform output function
■Dead time function

- Input capture function

■A/D convertor activate function
■DTIF (Motor emergency stop) interrupt function

## Real-time clock (RTC)

The Real-time clock can count
Year/Month/Day/Hour/Minute/Second/A day of the week from 00 to 99.

- Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.

■Capable of rewriting the time with continuing the time count.
■Leap year automatic count is available.

## External Interrupt Controller Unit

■Up to 8 external interrupt input pins
■ Include one non-maskable interrupt (NMI) input pin

## Watchdog Timer (2 channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a Hardware watchdog and a Software watchdog.
Hardware watchdog timer is clocked by built-in Low-speed CR oscillator. Therefore, Hardware watchdog is active in any low power consumption mode except RTC and Stop and Deep Standby RTC and Deep Standby Stop modes.

## Clock and Reset

## [Clocks]

Five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL) that are dynamically selectable.

■Main Clock:
4 MHz to 20 MHz
-Sub Clock:
32.768 kHz

■Built-in High-speed CR Clock: 4 MHz
■Built-in Low-speed CR Clock: 100 kHz

- Main PLL Clock


## [Resets]

■Reset requests from INITX pin

- Power on reset

■ Software reset
■Watchdog timers reset
■ Low voltage detector reset
■Clock supervisor reset

## Clock Super Visor (CSV)

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- If external clock failure (clock stop) is detected, reset is asserted.
- If external frequency anomaly is detected, interrupt or reset is asserted.


## Low Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC. When the voltage falls below the voltage has been set, Low Voltage Detector generates an interrupt or reset.
■LVD1: error reporting via interrupt
■LVD2: auto-reset operation

## Low Power Consumption Mode

Six low power consumption modes supported.
■Sleep

- Timer

■RTC
■Stop
-Deep Standby RTC
■Deep Standby Stop
Back up register is 16 bytes.
就

## Debug

Serial Wire JTAG Debug Port (SWJ-DP)

## Power Supply

Wide range voltage: VCC $=1.8 \mathrm{~V}$ to 5.5 V

MB9A130LB Series

## Contents

1. Product Lineup ..... 6
2. Packages ..... 7
3. Pin Assignment ..... 8
4. List of Pin Functions ..... 12
5. I/O Circuit Type. ..... 25
6. Handling Precautions ..... 30
6.1 Precautions for Product Design ..... 30
6.2 Precautions for Package Mounting ..... 31
6.3 Precautions for Use Environment ..... 32
7. Handling Devices ..... 33
8. Block Diagram ..... 35
9. Memory Size ..... 36
10. Memory Map ..... 36
11. Pin Status in Each CPU State ..... 39
12. Electrical Characteristics ..... 45
12.1 Absolute Maximum Ratings ..... 45
12.2 Recommended Operating Conditions. ..... 46
12.3 DC Characteristics ..... 47
12.3.1 Current Rating ..... 47
12.3.2 Pin Characteristics ..... 50
12.4 AC Characteristics ..... 51
12.4.1 Main Clock Input Characteristics ..... 51
12.4.2 Sub Clock Input Characteristics ..... 52
12.4.3 Built-in CR Oscillation Characteristics ..... 52
12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of PLL) ..... 53
12.4.5 Operating Conditions of Main PLL (In the case of using built-in High-speed CR clock for input clock of Main PLL)... ..... 53
12.4.6 Reset Input Characteristics ..... 54
12.4.7 Power-on Reset Timing. ..... 54
12.4.8 Base Timer Input Timing ..... 55
12.4.9 CSIO/UART Timing ..... 56
12.4.10 External Input Timing. ..... 64
12.4.11 $\mathrm{I}^{2} \mathrm{C}$ Timing ..... 65
12.4.12 JTAG Timing ..... 66
12.5 12-bit A/D Converter ..... 67
12.6 Low-Voltage Detection Characteristics ..... 70
12.6.1 Low-Voltage Detection Reset ..... 70
12.6.2 Interrupt of Low-voltage Detection ..... 71
12.7 Flash Memory Write/Erase Characteristics ..... 73
12.7.1 Write / Erase time ..... 73
12.7.2 Write cycles and data hold time ..... 73
12.8 Return Time from Low-Power Consumption Mode. ..... 74
12.8.1 Return Factor: Interrupt/WKUP ..... 74
12.8.2 Return Factor: Reset ..... 76
13. Ordering Information ..... 78
14. Package Dimensions ..... 79
15. Major Changes ..... 84
Document History ..... 85
Sales, Solutions, and Legal Information ..... 86

## 1. Product Lineup

## Memory size

| Product name |  | MB9AF131KB/LB | MB9AF132KB/LB |
| :--- | :--- | :---: | :---: |
| On-chip Flash | 64 Kbytes | 128 Kbytes |  |
| On-chip SRAM | SRAM1 | 8 Kbytes | 8 Kbytes |

Function

| Product name |  |  |  | MB9AF131KB MB9AF132KB | MB9AF131LB MB9AF132LB |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin count |  |  |  | 48 | 64 |
| CPU Freq. |  |  |  | Cortex-M3 |  |
| CPU | Freq. |  |  | 20 MHz |  |
| Power supply voltage range |  |  |  | 1.8 V to 5.5 V |  |
| MF Serial Interface (UART/CSIO $/{ }^{2} \mathrm{C}$ ) |  |  |  | 4 ch. (Max) (CSIO and $I^{2} \mathrm{C}$ is Max 3 ch.) | $8 \mathrm{ch}$. (Max) |
| Base Timer (PWC/ Reload timer/PWM/PPG) |  |  |  | $8 \mathrm{ch}$. (Max) |  |
| MF- <br> Timer | A/D activation compare |  | 1 ch . | 1 unit (Max) |  |
|  | Input capture Free-run timer |  | 4 ch . |  |  |
|  |  |  | 3 ch . |  |  |
|  | Output compare |  | 6 ch. |  |  |
|  | Waveform generator |  | 3 ch . |  |  |
|  | PPG |  | 3 ch . |  |  |
| Real-time clock |  |  |  | 1 unit |  |
| Watchdog timer |  |  |  | $1 \mathrm{ch} .(\mathrm{SW})+1 \mathrm{ch}$. (HW) |  |
| External Interrupts |  |  |  | 6 pins (Max) $+\mathrm{NMI} \times 1$ | 8 pins (Max) + NMI $\times 1$ |
| general purpose l/O ports |  |  |  | 37 pins (Max) | 52 pins (Max) |
| 12-bit A/D converter |  |  |  | 6 ch. (1 unit) | 8 ch. (1 unit) |
| CSV (Clock Super Visor) |  |  |  | Yes |  |
| LVD (Low Voltage Detector) |  |  |  | 2 ch . |  |
| Built-in CR |  | High-speed |  | 4 MHz |  |
|  |  | Low-speed |  | 100 kHz |  |
| Debug Function |  |  |  | SWJ-DP |  |

## Note:

- All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use.
See Electrical Characteristics (12.4) AC Characteristics (12.4.3) Built-in CR Oscillation Characteristics for accuracy of built-in CR.

2. Packages

| Package | Product name | MB9AF131KB <br> MB9AF132KB | MB9AF131LB <br> MB9AF132LB |
| :--- | :--- | :---: | :---: |
| LQFP: | LQA048 (0.5mm pitch) | $O$ | - |
| QFN: | VNA048 | $O$ | - |
| LQFP: | LQD064 (0.5mm pitch) | - | $O$ |
| LQFP: | LQG064 (0.65mm pitch) | - | $O$ |
| QFN: | VNC064 | - | $O$ |

O: Supported

## Note:

- See Package Dimensions for detailed information on each package.


## 3. Pin Assignment

LQA048

## (TOP VIEW)



## Note:

- The number after the underscore ("_") in pin names such as $X X X \_1$ and $X X X \_2$ indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.


## (TOP VIEW)



## Note:

- The number after the underscore ("_") in pin names such as $X X X \_1$ and $X X X \_2$ indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.


## (TOP VIEW)



## Note:

- The number after the underscore ("_") in pin names such as $X X X \_1$ and $X X X \_2$ indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.


## VNC064

## (TOP VIEW)



## Note:

- The number after the underscore ("_") in pin names such as $X X X \_1$ and $X X X \_2$ indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.


## 4. List of Pin Functions

## List of pin numbers

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

| Pin No |  | Pin name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | $\begin{gathered} \hline \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |  |  |  |
| 1 | 1 | VCC | - |  |
| 2 | 2 | P50 | G | F |
|  |  | INT00_0 |  |  |
|  |  | SIN3_1 |  |  |
| 3 | 3 | P51 | G | F |
|  |  | INT01_0 |  |  |
|  |  | SOT3_1 <br> (SDA3 1) |  |  |
| 4 | 4 | P52 | G | F |
|  |  | INT02_0 |  |  |
|  |  | $\begin{aligned} & \hline \text { SCK3_1 } \\ & \text { (SCL3_1) } \end{aligned}$ |  |  |
| 5 | - | P30 | E | F |
|  |  | TIOB0_1 |  |  |
|  |  | INT03_2 |  |  |
| 6 | - | P31 | E | F |
|  |  | TIOB1_1 |  |  |
|  |  | $\begin{aligned} & \hline \text { SCK6_1 } \\ & \text { (SCL6 1) } \end{aligned}$ |  |  |
|  |  | INT04 2 |  |  |
| 7 | - | P32 | E | F |
|  |  | TIOB2_1 |  |  |
|  |  | $\begin{aligned} & \hline \text { SOT6_1 } \\ & \text { (SDA6_1) } \end{aligned}$ |  |  |
|  |  | INT05_2 |  |  |
| 8 | - | P33 | E | F |
|  |  | INT04_0 |  |  |
|  |  | TIOB3_1 |  |  |
|  |  | SIN6_1 |  |  |
|  |  | ADTG_6 |  |  |
| 9 | 5 | P39 | E | H |
|  |  | DTTIOX_0 |  |  |
|  |  | ADTG_2 |  |  |
| 10 | 6 | P3A | E | H |
|  |  | $\begin{aligned} & \text { RTOOO_0 } \\ & \text { (PPGOO_0) } \end{aligned}$ |  |  |
|  |  | TIOA0_1 |  |  |
|  |  | RTCCO_2 |  |  |
|  |  | SUBOUT_2 |  |  |


| Pin No |  | Pin name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | $\begin{gathered} \hline \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |  |  |  |
| 11 | 7 | P3B | E | H |
|  |  | $\begin{aligned} & \text { RTO01_0 } \\ & \text { (PPG00_0) } \end{aligned}$ |  |  |
|  |  | TIOA1_1 |  |  |
| 12 | 8 | P3C | E | H |
|  |  | $\begin{aligned} & \text { RTO02_0 } \\ & \text { (PPG02_0) } \end{aligned}$ |  |  |
|  |  | TIOA2_1 |  |  |
| 13 | 9 | P3D | E | H |
|  |  | $\begin{aligned} & \hline \text { RTO03_0 } \\ & \text { (PPG02_0) } \\ & \hline \end{aligned}$ |  |  |
|  |  | TIOA3_1 |  |  |
| 14 | 10 | P3E | E | H |
|  |  | $\begin{aligned} & \text { RTO04_0 } \\ & \text { (PPG04_0) } \end{aligned}$ |  |  |
|  |  | TIOA4_1 |  |  |
| 15 | 11 | P3F | E | H |
|  |  | $\begin{aligned} & \text { RTO05_0 } \\ & \text { (PPG04_0) } \end{aligned}$ |  |  |
|  |  | TIOA5_1 |  |  |
| 16 | 12 | VSS | - |  |
| 17 | 13 | C | - |  |
| 18 | 14 | VCC | - |  |
| 19 | 15 | P46 | D | M |
|  |  | X0A |  |  |
| 20 | 16 | P47 | D | N |
|  |  | X1A |  |  |
| 21 | 17 | INITX | B | C |
| 22 | 18 | P49 | E | H |
|  |  | TIOB0_0 |  |  |
| 23 | 19 | P4A | E | H |
|  |  | TIOB1_0 |  |  |
| 24 | - | P4B | E | H |
|  |  | TIOB2_0 |  |  |


| Pin No |  | Pin name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | $\begin{aligned} & \hline \text { LQFP-48 } \\ & \text { QFN-48 } \end{aligned}$ |  |  |  |
| 25 | - | P4C | E | H |
|  |  | TIOB3_0 |  |  |
|  |  | $\begin{aligned} & \text { SCK7_1 } \\ & \text { (SCL7_1) } \end{aligned}$ |  |  |
| 26 | - | P4D | E | H |
|  |  | TIOB4_0 |  |  |
|  |  | $\begin{aligned} & \text { SOT7_1 } \\ & \text { (SDA7_1) } \end{aligned}$ |  |  |
| 27 | - | P4E | E | F |
|  |  | TIOB5_0 |  |  |
|  |  | INT06_2 |  |  |
|  |  | SIN7_1 |  |  |
| 28 | 20 | PE0 | C | P |
|  |  | MD1 |  |  |
| 29 | 21 | MD0 | H | D |
| 30 | 22 | PE2 | A | A |
|  |  | X0 |  |  |
| 31 | 23 | PE3 | A | B |
|  |  | X1 |  |  |
| 32 | 24 | VSS | - |  |
| 33 | - | VCC | - |  |
| 34 | 25 | P10 | F | $J$ |
|  |  | AN00 |  |  |
| 35 | 26 | P11 | F | L |
|  |  | AN01 |  |  |
|  |  | SIN1_1 |  |  |
|  |  | INT02_1 |  |  |
|  |  | FRCKO_2 |  |  |
|  |  | IC02_0 |  |  |
|  |  | WKUP1 |  |  |
| 36 | 27 | P12 | F | J |
|  |  | AN02 |  |  |
|  |  | $\begin{aligned} & \text { SOT1_1 } \\ & \text { (SDA1_1) } \end{aligned}$ |  |  |
|  |  | IC00_2 |  |  |
| 37 | 28 | P13 | F | J |
|  |  | AN03 |  |  |
|  |  | $\begin{aligned} & \text { SCK1_1 } \\ & \text { (SCL1_1) } \end{aligned}$ |  |  |
|  |  | IC01_2 |  |  |
|  |  | RTCCO_1 |  |  |
|  |  | SUBOUT_1 |  |  |


| Pin No |  | Pin name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | $\begin{gathered} \hline \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |  |  |  |
| 38 | 29 | P14 | F | K |
|  |  | AN04 |  |  |
|  |  | INT03_1 |  |  |
|  |  | IC02_2 |  |  |
| 39 | 30 | P15 | F | J |
|  |  | AN05 |  |  |
|  |  | IC03_2 |  |  |
| 40 | - | P17 | F | K |
|  |  | AN07 |  |  |
|  |  | SIN2_2 |  |  |
|  |  | INT04_1 |  |  |
| 41 | 31 | AVCC | - |  |
| 42 | 32 | AVRH | - |  |
| 43 | 33 | AVSS | - |  |
| 44 | - | P18 | F | J |
|  |  | AN08 |  |  |
|  |  | $\begin{aligned} & \hline \text { SOT2_2 } \\ & \text { (SDA2_2) } \end{aligned}$ |  |  |
| 45 | - | P19 | E | H |
|  |  | $\begin{aligned} & \text { SCK2_2 } \\ & \text { (SCL2_2) } \end{aligned}$ |  |  |
| 46 | 34 | P23 | G | H |
|  |  | $\begin{aligned} & \hline \text { SCKO_0 } \\ & \text { (SCLO_0) } \\ & \hline \end{aligned}$ |  |  |
|  |  | TIOA7_1 |  |  |
| 47 | 35 | P22 | G | H |
|  |  | $\begin{aligned} & \text { SOTO_0 } \\ & \text { (SDAO_0) } \end{aligned}$ |  |  |
|  |  | TIOB7_1 |  |  |
| 48 | 36 | P21 | G | G |
|  |  | SINO_0 |  |  |
|  |  | INT06_1 |  |  |
|  |  | WKUP2 |  |  |
| 49 | 37 | P00 | E | E |
|  |  | TRSTX |  |  |
| 50 | 38 | P01 | E | E |
|  |  | TCK |  |  |
|  |  | SWCLK |  |  |
| 51 | 39 | P02 | E | E |
|  |  | TDI |  |  |


| Pin No |  | Pin name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | $\begin{gathered} \hline \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |  |  |  |
| 52 | 40 | P03 | E | E |
|  |  | TMS |  |  |
|  |  | SWDIO |  |  |
| 53 | 41 | P04 | E | E |
|  |  | TDO |  |  |
|  |  | SWO |  |  |
| 54 | - | P0A | E | F |
|  |  | SIN4_0 |  |  |
|  |  | INT00_2 |  |  |
| 55 | - | POB | E | H |
|  |  | $\begin{aligned} & \text { SOT4_0 } \\ & \text { (SDA4_0) } \end{aligned}$ |  |  |
|  |  | TIOB6_1 |  |  |
| 56 | - | POC | E | H |
|  |  | $\begin{aligned} & \hline \text { SCK4_0 } \\ & \text { (SCL4_0) } \end{aligned}$ |  |  |
|  |  | TIOA6_1 |  |  |
| 57 | 42 | POF | E | 1 |
|  |  | NMIX |  |  |
|  |  | CROUT_1 |  |  |
|  |  | RTCCO_0 |  |  |
|  |  | SUBOUT_0 |  |  |
|  |  | WKUP0 |  |  |
| 58 | - | P62 | I | H |
|  |  | $\begin{aligned} & \text { SCK5_0 } \\ & \text { (SCL5_0) } \end{aligned}$ |  |  |
|  |  | ADTG_3 |  |  |
| 59 | 43 | P61 | 1 | H |
|  |  | SOT5_0 <br> (SDA5_0) |  |  |
|  |  | TIOB2_2 |  |  |
|  |  | DTTIOX_2 |  |  |
| 60 | 44 | P60 | 1 | G |
|  |  | SIN5_0 |  |  |
|  |  | TIOA2_2 |  |  |
|  |  | INT15_1 |  |  |
|  |  | IC00_0 |  |  |
|  |  | WKUP3 |  |  |
| 61 | 45 | P80 | G | 0 |
| 62 | 46 | P81 | G | 0 |
| 63 | 47 | P82 | G | 0 |
| 64 | 48 | VSS | - |  |

## List of pin functions

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

| Pin function | Pin name | Function description | Pin No |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | $\begin{gathered} \hline \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |
| ADC | ADTG_2 | A/D converter external trigger input pin | 9 | 5 |
|  | ADTG_3 |  | 58 | - |
|  | ADTG_6 |  | 8 | - |
|  | AN00 | A/D converter analog input pin. ANxx describes ADC ch.xx. | 34 | 25 |
|  | AN01 |  | 35 | 26 |
|  | AN02 |  | 36 | 27 |
|  | AN03 |  | 37 | 28 |
|  | AN04 |  | 38 | 29 |
|  | AN05 |  | 39 | 30 |
|  | AN07 |  | 40 | - |
|  | AN08 |  | 44 | - |
| Base Timer 0 | TIOA0_1 | Base timer ch. 0 TIOA pin | 10 | 6 |
|  | TIOB0_0 | Base timer ch. 0 TIOB pin | 22 | 18 |
|  | TIOB0_1 |  | 5 | - |
| Base Timer 1 | TIOA1_1 | Base timer ch. 1 TIOA pin | 11 | 7 |
|  | TIOB1_0 | Base timer ch. 1 TIOB pin | 23 | 19 |
|  | TIOB1_1 |  | 6 | - |
| Base Timer 2 | TIOA2_1 | Base timer ch. 2 TIOA pin | 12 | 8 |
|  | TIOA2_2 |  | 60 | 44 |
|  | TIOB2_0 | Base timer ch. 2 TIOB pin | 24 | - |
|  | TIOB2_1 |  | 7 | - |
|  | TIOB2_2 |  | 59 | 43 |
| Base Timer 3 | TIOA3_1 | Base timer ch. 3 TIOA pin | 13 | 9 |
|  | TIOB3_0 | Base timer ch. 3 TIOB pin | 25 | - |
|  | TIOB3_1 |  | 8 | - |
| Base Timer 4 | TIOA4_1 | Base timer ch. 4 TIOA pin | 14 | 10 |
|  | TIOB4_0 | Base timer ch. 4 TIOB pin | 26 | - |
| Base Timer 5 | TIOA5_1 | Base timer ch. 5 TIOA pin | 15 | 11 |
|  | TIOB5_0 | Base timer ch. 5 TIOB pin | 27 | - |
| Base Timer 6 | TIOA6_1 | Base timer ch. 6 TIOA pin | 56 | - |
|  | TIOB6_1 | Base timer ch. 6 TIOB pin | 55 | - |
| Base Timer 7 | TIOA7_1 | Base timer ch. 7 TIOA pin | 46 | 34 |
|  | TIOB7_1 | Base timer ch. 7 TIOB pin | 47 | 35 |
| Debugger | SWCLK | Serial wire debug interface clock input pin | 50 | 38 |
|  | SWDIO | Serial wire debug interface data input / output pin | 52 | 40 |
|  | SWO | Serial wire viewer output pin | 53 | 41 |
|  | TRSTX | JTAG reset Input pin | 49 | 37 |
|  | TCK | JTAG test clock input pin | 50 | 38 |
|  | TDI | JTAG test data input pin | 51 | 39 |
|  | TMS | JTAG test mode state input/output pin | 52 | 40 |
|  | TDO | JTAG debug data output pin | 53 | 41 |


| Pin function | Pin name | Function description | Pin No |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |
| External Interrupt | INT00_0 | External interrupt request 00 input pin | 2 | 2 |
|  | INT00_2 |  | 54 | - |
|  | INT01_0 | External interrupt request 01 input pin | 3 | 3 |
|  | INT02_0 | External interrupt request 02 input pin | 4 | 4 |
|  | INT02_1 |  | 35 | 26 |
|  | INT03_1 | External interrupt request 03 input pin | 38 | 29 |
|  | INT03_2 |  | 5 | - |
|  | INT04_0 | External interrupt request 04 input pin | 8 | - |
|  | INT04_1 |  | 40 | - |
|  | INT04_2 |  | 6 | - |
|  | INT05_2 | External interrupt request 05 input pin | 7 | - |
|  | INT06_1 | External interrupt request 06 input pin | 48 | 36 |
|  | INT06_2 |  | 27 | - |
|  | INIT15_1 | External interrupt request 15 input pin | 60 | 44 |
|  | NMIX | Non-Maskable Interrupt input pin | 57 | 42 |
| GPIO | P00 | General-purpose I/O port 0 | 49 | 37 |
|  | P01 |  | 50 | 38 |
|  | P02 |  | 51 | 39 |
|  | P03 |  | 52 | 40 |
|  | P04 |  | 53 | 41 |
|  | P0A |  | 54 | - |
|  | P0B |  | 55 | - |
|  | POC |  | 56 | - |
|  | P0F |  | 57 | 42 |
|  | P10 | General-purpose I/O port 1 | 34 | 25 |
|  | P11 |  | 35 | 26 |
|  | P12 |  | 36 | 27 |
|  | P13 |  | 37 | 28 |
|  | P14 |  | 38 | 29 |
|  | P15 |  | 39 | 30 |
|  | P17 |  | 40 | - |
|  | P18 |  | 44 | - |
|  | P19 |  | 45 | - |
|  | P21 | General-purpose I/O port 2 | 48 | 36 |
|  | P22 |  | 47 | 35 |
|  | P23 |  | 46 | 34 |


| $\begin{gathered} \text { Pin } \\ \text { function } \end{gathered}$ | Pin name | Function description | Pin No |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |
| GPIO | P30 | General-purpose I/O port 3 | 5 | - |
|  | P31 |  | 6 | - |
|  | P32 |  | 7 | - |
|  | P33 |  | 8 | - |
|  | P39 |  | 9 | 5 |
|  | P3A |  | 10 | 6 |
|  | P3B |  | 11 | 7 |
|  | P3C |  | 12 | 8 |
|  | P3D |  | 13 | 9 |
|  | P3E |  | 14 | 10 |
|  | P3F |  | 15 | 11 |
|  | P46 | General-purpose I/O port 4 | 19 | 15 |
|  | P47 |  | 20 | 16 |
|  | P49 |  | 22 | 18 |
|  | P4A |  | 23 | 19 |
|  | P4B |  | 24 | - |
|  | P4C |  | 25 | - |
|  | P4D |  | 26 | - |
|  | P4E |  | 27 | - |
|  | P50 | General-purpose I/O port 5 | 2 | 2 |
|  | P51 |  | 3 | 3 |
|  | P52 |  | 4 | 4 |
|  | P60 | General-purpose I/O port 6 | 60 | 44 |
|  | P61 |  | 59 | 43 |
|  | P62 |  | 58 | - |
|  | P80 | General-purpose I/O port 8 | 61 | 45 |
|  | P81 |  | 62 | 46 |
|  | P82 |  | 63 | 47 |
|  | PE0 | General-purpose I/O port E | 28 | 20 |
|  | PE2 |  | 30 | 22 |
|  | PE3 |  | 31 | 23 |


| Pin function | Pin name | Function description | Pin No |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |
| Multi- <br> function Serial 0 | SIN0_0 | Multi-function serial interface ch. 0 input pin | 48 | 36 |
|  | $\begin{aligned} & \text { SOTO_0 } \\ & \text { (SDAO_0) } \end{aligned}$ | Multi-function serial interface ch. 0 output pin. This pin operates as SOTO when it is used in a UART/CSIO (operation modes 0 to 2 ) and as SDA0 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 47 | 35 |
|  | $\begin{aligned} & \text { SCKO_0 } \\ & \text { (SCLO_0) } \end{aligned}$ | Multi-function serial interface ch. 0 clock I/O pin. This pin operates as SCKO when it is used in a UART/CSIO (operation modes 0 to 2 ) and as SCLO when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 46 | 34 |
| Multifunction Serial 1 | SIN1_1 | Multi-function serial interface ch. 1 input pin | 35 | 26 |
|  | $\begin{aligned} & \text { SOT1_1 } \\ & \text { (SDA1_1) } \end{aligned}$ | Multi-function serial interface ch. 1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO (operation modes 0 to 2 ) and as SDA1 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 36 | 27 |
|  | $\begin{aligned} & \text { SCK1_1 } \\ & \text { (SCL1_1) } \end{aligned}$ | Multi-function serial interface ch. 1 clock I/O pin. This pin operates as SCK1 when it is used in a UART/CSIO (operation modes 0 to 2 ) and as SCL1 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 37 | 28 |
| Multifunction Serial 2 | SIN2_2 | Multi-function serial interface ch. 2 input pin | 40 | - |
|  | $\begin{aligned} & \text { SOT2_2 } \\ & \text { (SDA2_2) } \end{aligned}$ | Multi-function serial interface ch. 2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO (operation modes 0 to 2 ) and as SDA2 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 44 | - |
|  | $\begin{aligned} & \text { SCK2_2 } \\ & \text { (SCL2_2) } \end{aligned}$ | Multi-function serial interface ch. 2 clock I/O pin. This pin operates as SCK2 when it is used in a UART/CSIO (operation modes 0 to 2 ) and as SCL2 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 45 | - |


| Pin <br> function | Pin name | LQFP-48 <br> QFN-48 |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Multi- <br> function <br> Serial <br> 3 | SIN3_1 | LQPP-64 <br> QFN-64 | Multi-function serial interface ch.3 input pin | 2 |


| Pin function | Pin name | Function description | Pin No |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | $\begin{aligned} & \text { LQFP-48 } \\ & \text { QFN-48 } \end{aligned}$ |
| Multi- <br> function Serial 6 | SIN6_1 | Multi-function serial interface ch. 6 input pin | 8 | - |
|  | SOT6_1 <br> (SDA6_1) | Multi-function serial interface ch. 6 output pin. This pin operates as SOT6 when it is used in a UART/CSIO (operation modes 0 to 2 ) and as SDA6 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 7 | - |
|  | $\begin{aligned} & \text { SCK6_1 } \\ & \text { (SCL6_1) } \end{aligned}$ | Multi-function serial interface ch. 6 clock I/O pin. This pin operates as SCK6 when it is used in a UART/CSIO (operation modes 0 to 2 ) and as SCL6 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 6 | - |
| Multifunction Serial 7 | SIN7_1 | Multi-function serial interface ch. 7 input pin | 27 | - |
|  | $\begin{aligned} & \text { SOT7_1 } \\ & \text { (SDA7_1) } \end{aligned}$ | Multi-function serial interface ch. 7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO (operation modes 0 to 2 ) and as SDA7 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 26 | - |
|  | $\begin{aligned} & \text { SCK7_1 } \\ & \text { (SCL7_1) } \end{aligned}$ | Multi-function serial interface ch. 7 clock I/O pin. This pin operates as SCK7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL7 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 25 | - |


| Pin function | Pin name | Function description | Pin No |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |
| Multifunction Timer 0 | DTTIOX_0 | Input signal of waveform generator to control outputs RTO00 to RTO05 of Multi-function timer 0 | 9 | 5 |
|  | DTTIOX_2 |  | 59 | 43 |
|  | FRCK0_2 | 16-bit free-run timer ch. 0 external clock input pin | 35 | 26 |
|  | IC00_0 | 16-bit input capture input pin of Multi-function timer 0 . <br> ICxx describes a channel number. | 60 | 44 |
|  | IC00_2 |  | 36 | 27 |
|  | IC01_2 |  | 37 | 28 |
|  | IC02_0 |  | 35 | 26 |
|  | IC02_2 |  | 38 | 29 |
|  | IC03_2 |  | 39 | 30 |
|  | $\begin{aligned} & \text { RTOOO_0 } \\ & \text { (PPGOO_0) } \end{aligned}$ | Waveform generator output pin of Multifunction timer 0 . <br> This pin operates as PPG00 when it is used in PPG0 output modes. | 10 | 6 |
|  | $\begin{aligned} & \text { RTO01_0 } \\ & \text { (PPG00_0) } \end{aligned}$ | Waveform generator output pin of Multifunction timer 0 . <br> This pin operates as PPG00 when it is used in PPG0 output modes. | 11 | 7 |
|  | $\begin{aligned} & \text { RTO02_0 } \\ & \text { (PPG02_0) } \end{aligned}$ | Waveform generator output pin of Multifunction timer 0 . <br> This pin operates as PPG02 when it is used in PPG0 output modes. | 12 | 8 |
|  | $\begin{aligned} & \text { RTO03_0 } \\ & \text { (PPG02_0) } \end{aligned}$ | Waveform generator output pin of Multifunction timer 0 . <br> This pin operates as PPG02 when it is used in PPG0 output modes. | 13 | 9 |
|  | RTO04_0 <br> (PPG04_0) | Waveform generator output pin of Multifunction timer 0 . <br> This pin operates as PPG04 when it is used in PPG0 output modes. | 14 | 10 |
|  | RTO05_0 <br> (PPG04_0) | Waveform generator output pin of Multifunction timer 0 . <br> This pin operates as PPG04 when it is used in PPG0 output modes. | 15 | 11 |
| Real-time clock | RTCCO_0 | 0.5 seconds pulse output pin of Real-time clock | 57 | 42 |
|  | RTCCO_1 |  | 37 | 28 |
|  | RTCCO 2 |  | 10 | 6 |
|  | SUBOUT_0 | Sub clock output pin | 57 | 42 |
|  | SUBOUT_1 |  | 37 | 28 |
|  | SUBOUT_2 |  | 10 | 6 |
| Low Power Consumption Mode | WKUP0 | Deep stand-by mode return signal input pin 0 | 57 | 42 |
|  | WKUP1 | Deep stand-by mode return signal input pin 1 | 35 | 26 |
|  | WKUP2 | Deep stand-by mode return signal input pin 2 | 48 | 36 |
|  | WKUP3 | Deep stand-by mode return signal input pin 3 | 60 | 44 |


| Pin function | Pin name | Function description | Pin No |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | $\begin{aligned} & \text { LQFP-48 } \\ & \text { QFN_48 } \end{aligned}$ |
| Reset | INITX | External Reset Input pin. <br> A reset is valid when INITX $=\mathrm{L}$. | 21 | 17 |
| Mode | MDO | Mode 0 pin. <br> During normal operation, MDO $=L$ must be input During serial programming to flash memory, MD0 = H must be input. | 29 | 21 |
|  | MD1 | Mode 1 pin. <br> During normal operation, input is not needed During serial programming to flash memory, MD1 = L must be input. | 28 | 20 |
| Power | VCC | Power supply pin | 1 | 1 |
|  |  |  | 18 | 14 |
|  |  |  | 33 | - |
| GND | VSS | GND pin | 16 | 12 |
|  |  |  | 32 | 24 |
|  |  |  | 64 | 48 |
| Clock | X0 | Main clock (oscillation) input pin | 30 | 22 |
|  | X0A | Sub clock (oscillation) input pin | 19 | 15 |
|  | X1 | Main clock (oscillation) I/O pin | 31 | 23 |
|  | X1A | Sub clock (oscillation) I/O pin | 20 | 16 |
|  | CROUT_1 | Built-in High-speed CR-osc clock output port | 57 | 42 |
| ADC Power | AVCC | A/D converter analog power pin | 41 | 31 |
|  | AVRH | A/D converter analog reference voltage input pin | 42 | 32 |
| $\begin{aligned} & \text { ADC } \\ & \text { GND } \end{aligned}$ | AVSS | A/D converter GND pin | 43 | 33 |
| C pin | C | Power stabilization capacity pin | 17 | 13 |

## Note:

- While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.


## 5. I/O Circuit Type



| Type | Circuit |  |  |  |  |  |  | Remarks |
| :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| B |  |  | CMOS level hysteresis input <br> • Pull-up resistor <br> : Approximately $50 \mathrm{k} \Omega$ |  |  |  |  |  |


| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| D |  | It is possible to select the sub oscillation / GPIO function <br> When the sub oscillation is selected. <br> - Oscillation feedback resistor : Approximately $5 \mathrm{M} \Omega$ <br> - With Standby control <br> When the GPIO is selected. <br> - CMOS level output. <br> - CMOS level hysteresis input <br> - With pull-up resistor control <br> - With standby control <br> - Pull-up resistor : Approximately $50 \mathrm{k} \Omega$ <br> - $\mathrm{l}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{loL}_{\mathrm{L}}=4 \mathrm{~mA}$ |

Type
Type

## 6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

### 6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

## Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

## Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

## Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows.
Such conditions if present for extended periods of time can damage the device.
Therefore, avoid this type of connection.
3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

## Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.
CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
2. Be sure that abnormal current flows do not occur during the power-on sequence.

## Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

## Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

MB9A130LB Series

## Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

### 6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

## Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.
If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

## Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

## Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with $\mathrm{Sn}-\mathrm{Ag}-\mathrm{Cu}$ balls are mounted using $\mathrm{Sn}-\mathrm{Pb}$ eutectic soldering, junction strength may be reduced under some conditions of use.

## Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:
3. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
4. Use dry boxes for product storage. Products should be stored below $70 \%$ relative humidity, and at temperatures between $5^{\circ} \mathrm{C}$ and $30^{\circ} \mathrm{C}$.
When you open Dry Package that recommends humidity $40 \%$ to $70 \%$ relative humidity.
5. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
6. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

## Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.
Condition: $125^{\circ} \mathrm{C} / 24 \mathrm{~h}$

## Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

1. Maintain relative humidity in the working environment between $40 \%$ and $70 \%$. Use of an apparatus for ion generation may be needed to remove electricity.
2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $\mathrm{M} \Omega$ ).
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
4. Ground all fixtures and instruments, or protect with anti-static measures.
5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.
For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

## 7. Handling Devices

## Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.
Moreover, connect the current supply source with each Power supply pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately $0.1 \mu \mathrm{~F}$ be connected as a bypass capacitor between each Power supply pins and GND pins, between AVCC pin and AVSS pin near this device.

## Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency ( $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ ) does not exceed $10 \%$ of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed $0.1 \mathrm{~V} / \mu \mathrm{s}$ when there is a momentary fluctuation on switching the power supply.

## Crystal oscillator circuit

Noise near the $\mathrm{X} 0 / \mathrm{X} 1$ and $\mathrm{X0A} / \mathrm{X} 1 \mathrm{~A}$ pins may cause the device to malfunction. Design the printed circuit board so that $\mathrm{X} 0 / \mathrm{K} 1$, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.
It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.
Evaluate oscillation of your using crystal oscillator by your mount board.

## Using an external clock

To use the external clock, set general-purpose I/O ports to input the clock to X0/PE2 and X0A/P46 pins.

- Example of Using an External Clock

Device


## Handling when using Multi-function serial pin as $I^{2} \mathrm{C}$ pin

If it is using the Multi-function serial pin as $I^{2} \mathrm{C}$ pins, P -ch transistor of digital output is always disable. However, $I^{2} \mathrm{C}$ pins need to keep the electrical characteristic like other pins and not to connect to external $\mathrm{I}^{2} \mathrm{C}$ bus system with power OFF.

## C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (CS) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7 uF would be recommended for this series.


## Mode pins (MD0, MD1)

Connect the MD pin (MD0, MD1) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

## Notes on power-on

Turn power on/off in the following order or at the same time.
If not using the A/D converter, connect AVCC $=\mathrm{VCC}$ and AVSS $=\mathrm{VSS}$.
Turning on: VCC $\rightarrow$ AVCC $\rightarrow$ AVRH
Turning off: AVRH $\rightarrow$ AVCC $\rightarrow$ VCC

## Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.
Therefore, design a printed circuit board so as to avoid noise.
Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

## Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.
If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

## 8. Block Diagram



## 9. Memory Size

See Memory size in Product Lineup to confirm the memory size.

## 10. Memory Map

## Memory Map (1)



## Memory Map (2)



| Start address | End address | Bus | Peripherals |
| :---: | :---: | :---: | :---: |
| 0x4000_0000 | 0x4000_0FFF | AHB | Flash I/F register |
| 0x4000_1000 | 0x4000_FFFF | AHB | Reserved |
| 0x4001_0000 | 0x4001_0FFF |  | Clock/Reset Control |
| 0x4001_1000 | 0x4001_1FFF |  | Hardware Watchdog timer |
| 0x4001_2000 | 0x4001_2FFF | APB0 | Software Watchdog timer |
| 0x4001_3000 | 0x4001_4FFF | APB | Reserved |
| 0x4001_5000 | 0x4001_5FFF |  | Reserved |
| 0x4001_6000 | 0x4001_FFFF |  | Reserved |
| 0x4002_0000 | 0x4002_0FFF |  | Multi-function timer unit0 |
| 0x4002_1000 | 0x4002_1FFF |  | Reserved |
| 0x4002_2000 | 0x4002_3FFF |  | Reserved |
| 0x4002_4000 | 0x4002_4FFF |  | PPG |
| 0x4002_5000 | 0x4002_5FFF | APB1 | Base Timer |
| 0x4002_6000 | 0x4002_6FFF |  | Reserved |
| 0x4002_7000 | 0x4002_7FFF |  | A/D Converter |
| 0x4002_8000 | 0x4002_DFFF |  | Reserved |
| 0x4002_E000 | 0x4002_EFFF |  | Built-in CR trimming |
| 0x4002_F000 | 0x4002_FFFF |  | Reserved |
| 0x4003_0000 | 0x4003_0FFF |  | External Interrupt Controller |
| 0x4003_1000 | 0x4003_1FFF |  | Interrupt Source Check Register |
| 0x4003_2000 | 0x4003_2FFF |  | Reserved |
| 0x4003_3000 | 0x4003_3FFF |  | GPIO |
| 0x4003_4000 | 0x4003_4FFF |  | Reserved |
| 0x4003_5000 | 0x4003_50FF |  | Low Voltage Detector |
| 0x4003_5100 | 0x4003_5FFF | P2 | Deep stand-by mode Controller |
| 0x4003_6000 | 0x4003_6FFF |  | Reserved |
| 0x4003_7000 | 0x4003_7FFF |  | Reserved |
| 0x4003_8000 | 0x4003_8FFF |  | Multi-function serial Interface |
| 0x4003_9000 | 0x4003_9FFF |  | Reserved |
| 0x4003_A000 | 0x4003_AFFF |  | Reserved |
| 0x4003_B000 | 0x4003_BFFF |  | Real-time clock |
| 0x4003_C000 | 0x4003_FFFF |  | Reserved |
| 0x4004_0000 | 0x4004_FFFF |  | Reserved |
| 0x4005_0000 | 0x4005_FFFF |  | Reserved |
| 0x4006_0000 | 0x4006_0FFF |  | Reserved |
| 0x4006_1000 | 0x4006_1FFF | AHB | Reserved |
| 0x4006_2000 | 0x4006_2FFF |  | Reserved |
| 0x4006_3000 | 0x4006_3FFF |  | Reserved |
| 0x4006_4000 | 0x41FF_FFFF |  | Reserved |

## 11.Pin Status in Each CPU State

The terms used for pin status have the following meanings.
■INITX = 0
This is the period when the INITX pin is the L level.
■INITX = 1
This is the period when the INITX pin is the H level.

```
■SPL = 0
```

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to 0 .

```
■SPL = 1
```

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to 1 .

## - Input enabled

Indicates that the input function can be used.

- Internal input fixed at 0

This is the status that the input function cannot be used. Internal input is fixed at L .

- Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the $\mathrm{Hi}-\mathrm{Z}$ state.

## - Setting disabled

Indicates that the setting is disabled.

## -Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

- Analog input is enabled

Indicates that the analog input is enabled.
-Trace output
Indicates that the trace function can be used.
■GPIO selected
In Deep Standby mode, pins switch to the general-purpose I/O port.

List of Pin Status

|  | Function group | Power- <br> on reset <br> or low <br> voltage <br> detection <br> state <br> Power <br> supply <br> unstable | INITX <br> input <br> state Device <br> internal <br> reset <br> state <br> Power supply  <br> stable  |  | Run <br> mode or <br> Sleep <br> mode <br> state | Timer mode, RTC mode, or Stop mode state |  | Deep Standby RTC mode or Deep Standby Stop mode state |  | Return from Deep Standby mode state <br> Power supply stable |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Power supply stable | Power supply stable |  |  |
|  |  | - | INITX = 0 | INITX = 1 |  | INITX = 1 | INITX = 1 |  | INITX = 1 |  | INITX = 1 |
|  |  | - | - | - | - | SPL = 0 | SPL = 1 | SPL $=0$ | SPL = 1 | - |
| A | Main crystal oscillator input pin | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
|  | External <br> main <br> clock <br> input <br> selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state / When oscillation stop*1, output maintain previous state / Internal input fixed at 0 | Hi-Z / <br> Input <br> enabled / <br> When oscillation stop*1, Hi-Z / Internal input fixed at 0 | Output maintain previous state / Internal input fixed at 0 | Hi-Z / <br> Internal <br> input <br> fixed at 0 | GPIO selected |
|  | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Output maintain previous state / Internal input fixed at 0 | Hi-Z / <br> Internal input fixed at 0 | Output maintain previous state / Internal input fixed at 0 | Hi-Z / <br> Internal <br> input <br> fixed at 0 | Maintain previous state |
| B | Main crystal oscillator output pin | Hi-Z / <br> Internal <br> input <br> fixed at 0 | Hi-Z / <br> Internal <br> input <br> fixed at 0 | Hi-Z / <br> Internal input fixed at 0 | Maintain previous state / When oscillation stop*1, HiZ output / Internal input fixed at 0 | Maintain previous state / When oscillation stop*1, HiZ output / Internal input fixed at 0 | Maintain previous state / When oscillation stop*1, HiZ output / Internal input fixed at 0 | Maintain previous state / When oscillation stop*1, Hi-Z output / Internal input fixed at 0 | Maintain previous state / When oscillation stop*1, HiZ output / Internal input fixed at 0 | Maintain <br> previous state / <br> When oscillation stop*1, Hi-Z output / Internal input fixed at "0" |
|  | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 | Maintain previous state | Hi-Z / Internal input fixed at 0 | Maintain previous state |
| C | INITX input pin |  | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | $\begin{aligned} & \hline \text { Pull-up / } \\ & \text { Input } \\ & \text { enabled } \\ & \hline \end{aligned}$ | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled |


| $\left\|\begin{array}{l} 0 \\ 2 \\ 2 \\ 0 \\ 2 \\ 2 \end{array}\right\|$ | Function | Poweron reset or low voltage detection state | INITX input state | Device internal reset state | Run mode or Sleep mode state | Timer mode, RTC mode, or Stop mode state |  | Deep Standby RTC mode or Deep Standby Stop mode state |  | Return from Deep Standby mode state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Power supply unstable | Power supply stable |  | Power supply stable | Power supply stable |  | Power supply stable |  | Power supply stable |
|  |  | - | INITX = 0 | INITX = 1 | INITX = 1 | INITX = 1 |  | INITX = 1 |  | INITX = 1 |
|  |  | - | - | - | - | SPL $=0$ | SPL = 1 | SPL $=0$ | SPL = 1 | - |
| D | Mode input pin | Input enabled | Input enabled | Input enabled | Input <br> enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
| E | JTAG selected | Hi-Z | Pull-up / Input enabled | Pull-up / Input enabled | Maintain previous state | Maintain previous state | Maintain previous state | Maintain previous state | Maintain previous state | Maintain previous state |
|  | GPIO selected | Setting disabled | Setting disabled | Setting disabled |  |  | Hi-Z / <br> Internal input fixed at 0 |  | Hi-Z / <br> Internal input fixed at 0 |  |
| F | External interrupt enabled selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Maintain previous state | GPIO selected | Hi-Z / <br> Internal input fixed at 0 | GPIO selected |
|  | Resource other than above selected | Hi-Z |  | Hi-Z / Input enabled |  |  | Hi-Z / <br> Internal <br> input <br> fixed at 0 |  |  |  |
|  | GPIO selected |  |  |  |  |  |  | Maintain previous state |  | Maintain previous state |
| G | WKUP enabled | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / <br> Internal input fixed at 0 | WKUP input enabled | Hi-Z / WKUP input enabled | GPIO selected |
|  | External interrupt enabled selected | Setting disabled | Setting disabled | Setting disabled |  |  | Maintain previous state | GPIO <br> selected | Hi-Z / <br> Internal input fixed at 0 | GPIO selected |
|  | Resource other than above selected | Hi-Z | Hi-Z / Input enabled | Hi-Z / Input enabled |  |  | Hi-Z / <br> Internal <br> input <br> fixed at 0 |  |  |  |
|  | GPIO selected |  |  |  |  |  |  | Maintain previous state |  | Maintain previous state |
| H | Resource selected | Hi-Z | Hi-Z I Input enabled | Hi-Z / Input enabled | Maintain previous state | Maintain previous state | Hi-Z / <br> Internal input fixed at 0 | GPIO selected | Hi-Z / <br> Internal input fixed at 0 | GPIO <br> selected |
|  | GPIO selected |  |  |  |  |  |  | Maintain previous state |  | Maintain previous state |


| $\begin{aligned} & 0 \\ & 0 \\ & 2 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 . \end{aligned}$ | Function group | Poweron reset or low voltage detection state | INITX input state | Device internal reset state | Run mode or Sleep mode state | Timer mode, RTC mode, or Stop mode state |  | Deep Standby RTC mode or Deep Standby Stop mode state |  | Return from Deep Standby mode state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Power <br> supply <br> unstable | Power supply stable |  | Power supply stable | Power supply stable |  | Power supply stable |  | Power supply stable |
|  |  | - | INITX = 0 | INITX = 1 | INITX = 1 | INITX = 1 |  | INITX = 1 |  | INITX = 1 |
|  |  | - | - | - | - | SPL $=0$ | SPL = 1 | SPL $=0$ | SPL = 1 | - |
| 1 | NMIX selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Maintain previous state | WKUP input enabled | Hi-Z / <br> WKUP <br> input enabled | GPIO <br> selected |
|  | Resource other than above selected | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z / Input enabled | Hi-Z / Input enabled |  |  | Hi-Z / <br> Internal input fixed at 0 |  |  |  |
|  | GPIO selected |  |  |  |  |  |  |  |  | Maintain previous state |
| $J$ | Analog input selected | Hi-Z | Hi-Z / Internal input fixed at 0 / Analog input enabled | Hi-Z I <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / <br> Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / <br> Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / <br> Analog input enabled |
|  | Resource other than above selected | Setting | Setting | Setting | Maintain previous | Maintain previous | Hi-Z / Internal | GPIO selected | Hi-Z / <br> Internal | GPIO selected |
|  | GPIO <br> selected |  |  |  | state | state | fixed at 0 | Maintain previous state | fixed at 0 | Maintain previous state |
|  | Analog input selected | Hi-Z | Hi-Z / Internal input fixed at 0 / Analog input enabled | Hi-Z / Internal input fixed at 0 / Analog input enabled | Hi-Z / Internal input fixed at 0 / Analog input enabled | Hi-Z / Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / <br> Analog input enabled | Hi-Z / Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled |
| K | External interrupt enabled selected |  |  |  |  |  | Maintain previous state | GPIO |  | GPIO |
|  | Resource other than above selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / <br> Internal | selected | Internal input fixed at 0 | selected |
|  | GPIO selected |  |  |  |  |  | fixed at 0 | Maintain previous state |  | Maintain previous state |


|  | Function group | Power- <br> on reset <br> or low <br> voltage <br> detection <br> state$\|$ | INITX input state | Device internal reset state | Run mode or Sleep mode state | Timer mode, RTC mode, or Stop mode state |  | Deep Standby RTC mode or Deep Standby Stop mode state |  | Return from Deep Standby mode state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Power supply stable |  | Power supply stable | Power supply stable |  | Power supply stable |  | Power supply stable |
|  |  | - | INITX = 0 | INITX = 1 | INITX = 1 | INITX = 1 |  | INITX = 1 |  | INITX = 1 |
|  |  | - | - | - | - | SPL = 0 | SPL = 1 | SPL = 0 | SPL = 1 | - |
| L | Analog input selected | Hi-Z | Hi-Z / Internal input fixed at 0 I Analog input enabled | $\mathrm{Hi}-\mathrm{Z} /$ <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal <br> input <br> fixed at 0 <br> / <br> Analog <br> input <br> enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled |
|  | WKUP enabled | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / <br> Internal input fixed at 0 | WKUP input enabled | Hi-Z / WKUP input enabled | GPIO selected |
|  | External interrupt enabled selected |  |  |  |  |  | Maintain previous state | GPIO selected | Hi-Z / <br> Internal input fixed at 0 |  |
|  | Resource other than above selected |  |  |  |  |  | Hi-Z / <br> Internal input fixed at 0 |  |  |  |
|  | GPIO <br> selected |  |  |  |  |  |  | Maintain previous state |  | Maintain previous state |
| M | Sub crystal oscillator input pin | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
|  | External sub clock input selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state / When oscillation stop*2, output maintain previous state / Internal input fixed at 0 | Hi-Z / <br> Input enabled / <br> When oscillation stop*2, Hi-Z / Internal input fixed at 0 | Maintain previous state / When oscillation stop*2, output maintain previous state / Internal input fixed at 0 | Hi-Z / <br> Input enabled / <br> When oscillation stop*2, <br> Hi-Z / <br> Internal input fixed at 0 | Maintain previous state / <br> When Return from Deep Stand-by STOP mode, GPIO selected |
|  | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Output maintain previous state / Internal input fixed at 0 | Hi-Z / <br> Internal input fixed at 0 | Output maintain previous state / Internal input fixed at 0 | Hi-Z / <br> Internal input fixed at 0 | Maintain previous state |


| 0200000000 | Function group | Poweron reset or low voltage detection state | INITX input state | Device internal reset state | Run mode or Sleep mode state | Timer mode, RTC mode, or Stop mode state |  | Deep Standby RTC mode or Deep Standby Stop mode state |  | Return from Deep Standby mode state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Power supply unstable | Power supply stable |  | Power supply stable | Power supply stable |  | Power supply stable |  | Power supply stable |
|  |  | - | INITX = 0 | INITX = 1 | INITX = 1 | INITX = 1 |  | INITX = 1 |  | INITX = 1 |
|  |  | - | - | - | - | SPL = 0 | SPL = 1 | SPL $=0$ | SPL = 1 | - |
| N | Sub crystal oscillator output pin | Hi-Z / <br> Internal input fixed at 0 | $\mathrm{Hi}-\mathrm{Z} /$ <br> Internal input fixed at 0 | Hi-Z / <br> Internal input fixed at 0 | Maintain previous state | Maintain previous state / <br> When oscillation stops*2, Hi-Z / Internal input fixed at 0 | Maintain previous state / When oscillation stops*2, Hi-Z / Internal input fixed at 0 | Maintain previous state / When oscillation stops*2, Hi-Z / Internal input fixed at 0 | Maintain previous state / <br> When oscillation stops*2, Hi-Z $/$ Internal input fixed at 0 | Maintain previous state / When oscillation stops*2, Hi-Z / Internal input fixed at 0 |
|  | GPIO <br> selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / <br> Internal input fixed at 0 | Maintain previous state | $\mathrm{Hi}-\mathrm{Z} /$ <br> Internal input fixed at 0 | Maintain previous state |
| O | GPIO | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z / <br> Input enabled | Hi-Z / <br> Input enabled | Maintain previous state | Maintain previous state | Hi-Z / <br> Internal input fixed at 0 | GPIO/ <br> Internal input fixed at 0 | $\mathrm{Hi}-\mathrm{Z} /$ <br> Internal input fixed at 0 | Maintain previous state |
| P | Mode input pin | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
|  | GPIO <br> selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / <br> Input enabled | Maintain previous state | Hi-Z / <br> Input enabled | Maintain previous state |

*1: Oscillation is stopped at Sub run mode, Low-speed CR Run mode, Sub Sleep mode, Low-speed CR Sleep mode, Sub Timer mode, Low-speed CR Timer mode, RTC mode, Stop mode, Deep Standby RTC mode, and Deep Standby Stop mode.
*2: Oscillation is stopped at Stop mode and Deep Standby Stop mode.

## 12. Electrical Characteristics

12.1 Absolute Maximum Ratings

| Parameter | Symbol | Rating |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Power supply voltage*1,*2 | $V_{c c}$ | $\mathrm{V}_{\text {ss }}-0.5$ | $\mathrm{V}_{\mathrm{ss}}+6.5$ | V |  |
| Analog power supply voltage*1,*3 | AV ${ }_{\text {cc }}$ | Vss - 0.5 | $\mathrm{V}_{\mathrm{SS}}+6.5$ | V |  |
| Analog reference voltage ${ }^{* 1, * 3}$ | AVRH | Vss -0.5 | Vss +6.5 | V |  |
| Input voltage*1 | $\mathrm{V}_{1}$ | Vss - 0.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}+0.5 \\ & (\leq 6.5 \mathrm{~V}) \\ & \hline \end{aligned}$ | V |  |
|  |  | Vss - 0.5 | $\mathrm{V}_{\mathrm{ss}}+6.5$ | V | 5 V tolerant |
| Analog pin input voltage*1 | VIA | Vss - 0.5 | $\begin{aligned} & \mathrm{AV} \mathrm{Cc}_{\mathrm{cc}}+0.5 \\ & (\leq 6.5 \mathrm{~V}) \end{aligned}$ | V |  |
| Output voltage*1 | Vo | Vss - 0.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}+0.5 \\ & (\leq 6.5 \mathrm{~V}) \\ & \hline \end{aligned}$ | V |  |
| L level maximum output current*4 | loL | - | 10 | mA |  |
| L level average output current*5 | Iolav | - | 4 | mA |  |
| L level total maximum output current | EloL | - | 60 | mA |  |
| L level total average output current ${ }^{* 6}$ | $\sum \mathrm{loLAV}$ | - | 30 | mA |  |
| H level maximum output current*4 | Іон | - | -10 | mA |  |
| H level average output current*5 | Iohav | - | -4 | mA |  |
| H level total maximum output current | $\sum$ Іон | - | -60 | mA |  |
| H level total average output current*6 | ミlohav | - | -30 | mA |  |
| Power consumption | PD | - | 400 | mW |  |
| Storage temperature | Tstg | -55 | + 150 | ${ }^{\circ} \mathrm{C}$ |  |

*1: These parameters are based on the condition that $\mathrm{Vss}=\mathrm{AV} s \mathrm{~s}=0.0 \mathrm{~V}$.
*2: Vcc must not drop below $\mathrm{V}_{\mathrm{ss}}-0.5 \mathrm{~V}$.
*3: Be careful not to exceed $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$, for example, when the power is turned on.
*4: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.
*5: The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.
*6: The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms .

## WARNING:

- Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


### 12.2 Recommended Operating Conditions

| Parameter |  | Symbol | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |  |
| Power supply voltage |  |  | Vcc | - | 1.8 | 5.5 | V |  |
| Analog power supply voltage |  | AVcc | - | 1.8 | 5.5 | V | $\mathrm{AV} \mathrm{cc}=\mathrm{Vcc}$ |
| Analog reference voltage |  | AVRH | - | 2.7 | AVcc | V | $\mathrm{AV}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |
|  |  | AVcc |  | AVcc |  | AV cc $<2.7 \mathrm{~V}$ |  |
| Smoothing capacitor |  |  | Cs | - | 1 | 10 | $\mu \mathrm{F}$ | For built-in Regulator * |
| Operating <br> Temperature | LQA048, <br> VNA048, <br> LQD064, <br> LQG064, <br> VNC064 | TA | - | -40 | + 85 | ${ }^{\circ} \mathrm{C}$ |  |

*: See C Pin in Handling Devices for the connection of the smoothing capacitor.

## WARNING:

- The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.


### 12.3 DC Characteristics

### 12.3.1 Current Rating

$$
\left(\mathrm{V}_{\mathrm{cc}}=\mathrm{AV} \mathrm{Cc}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Ss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions |  | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ*3 | Max*4 |  |  |
| Power supply current | Icc | VCC | PLL <br> Run mode | CPU: 20 MHz , <br> Peripheral: 20 MHz , <br> Flash memory 0 Wait, <br> FRWTR.RWT = 00, <br> FSYNDN.SD $=000$ | 20 | 25 | mA | *1, *5 |
|  |  |  |  | CPU: 20 MHz , Peripheral: clock stopped, NOP operation | 10 | 15 | mA | *1, *5 |
|  |  |  | High-speed CR Run mode | CPU/Peripheral: 4 MHz*2 <br> Flash memory 0 Wait FRWTR.RWT = 00 FSYNDN.SD $=000$ | 4.5 | 5 | mA | *1 |
|  |  |  | Sub <br> Run mode | CPU/Peripheral: 32 kHz, <br> Flash memory 0 Wait, FRWTR.RWT = 00, FSYNDN.SD = 000 | 0.25 | 0.35 | mA | *1, *6 |
|  |  |  | Low-speed CR Run mode | CPU/Peripheral: 100 kHz, <br> Flash memory 0 Wait, FRWTR.RWT = 00, FSYNDN.SD $=000$ | 0.3 | 0.45 | mA | *1 |
|  | Iccs |  | PLL Sleep mode | Peripheral: 20 MHz | 9 | 13 | mA | *1, *5 |
|  |  |  | High-speed CR Sleep mode | Peripheral: $4 \mathrm{MHz}{ }^{* 2}$ | 2 | 2.5 | mA | *1 |
|  |  |  | Sub Sleep mode | Peripheral: 32 kHz | 0.1 | 0.2 | mA | *1, *6 |
|  |  |  | Low-speed CR Sleep mode | Peripheral: 100 kHz | 0.2 | 0.35 | mA | *1 |

*1: When all ports are fixed.
*2: When setting it to 4 MHz by trimming.
*3: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V}$
*4: $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$
*5: When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit)
*6: When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit)

|  | Symbol | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ | Conditions |  | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter |  |  |  |  | Typ*2 | Max*3 |  |  |
| Power supply current | Icct | VCC | Main <br> Timer mode | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ <br> When LVD is off | 1 | 3.6 | mA | *1, *4 |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C},$ <br> When LVD is off | 1.7 | 3.9 | mA | *1, *4 |
|  |  |  | Sub <br> Timer mode | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ <br> When LVD is off | 8.5 | 70 | $\mu \mathrm{A}$ | *1, *5 |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C},$ <br> When LVD is off | 18 | 170 | $\mu \mathrm{A}$ | *1, *5 |
|  | ICCR |  | RTC mode | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ <br> When LVD is off | 1.8 | 7.5 | $\mu \mathrm{A}$ | *1, *5 |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C},$ <br> When LVD is off | 7 | 62 | $\mu \mathrm{A}$ | *1, *5 |
|  | Icch |  | Stop mode | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ <br> When LVD is off | 0.7 | 7 | $\mu \mathrm{A}$ | *1 |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C},$ <br> When LVD is off | 6 | 60 | $\mu \mathrm{A}$ | *1 |
|  | ICCRD |  | Deep Standby RTC mode | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ <br> When LVD is off | 1.6 | 3 | $\mu \mathrm{A}$ | *1, *5 |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C},$ <br> When LVD is off | 3.6 | 14.5 | $\mu \mathrm{A}$ | *1, *5 |
|  | Ісснd |  | Deep Standby Stop mode | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ <br> When LVD is off | 0.5 | 2.5 | $\mu \mathrm{A}$ | *1 |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C},$ <br> When LVD is off | 2.5 | 12.5 | $\mu \mathrm{A}$ | *1 |

*1: When all ports are fixed.
*2: $\mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V}$
*3: $\mathrm{Vcc}=5.5 \mathrm{~V}$
*4: When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit)
*5: When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit)

## Low Voltage Detection Current

$$
\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{AV} \mathrm{CC}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{SS}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin | Con |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | name | Con | Typ* | Max | Unit | Remarks |
| Low-voltage detection circuit (LVD) power supply current | Icclvd | VCC | For occurrence of reset or for occurrence of interrupt in normal mode operation | 10 | 20 | $\mu \mathrm{A}$ | When not detected |
|  |  |  | For occurrence of reset and for occurrence of interrupt in normal mode operation | 14 | 30 | $\mu \mathrm{A}$ |  |
|  |  |  | For occurrence of interrupt in lowpower mode operation | 0.3 | 2 | $\mu \mathrm{A}$ | When not detected |

*: When Vcc $=3.3 \mathrm{~V}$

## Flash Memory Current

$\left(\mathrm{V} \mathrm{cc}=1.8 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin <br> name | Conditions | Value |  | Unit | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  | Typ | Max |  |  |
| Flash memory <br> write/erase <br> current | ICCFLASH | VCC | At Write/Erase | 10.8 | 11.9 | mA |  |

## A/D Converter Current

$\left(\mathrm{Vcc}=\mathrm{AV} \mathrm{Cc}=1.8 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{AV} \mathrm{SS}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ | Max |  |  |
| Power supply current | Iccad | AVCC | At 1 unit operation | 1.4 | 2.5 | mA |  |
|  |  |  | At stop | 0.1 | 0.35 | $\mu \mathrm{A}$ |  |
| Reference power supply current | Iccavrh | AVRH | At 1 unit operation AVRH=5.5 V | 0.8 | 1.5 | mA |  |
|  |  |  | At stop | 0.1 | 0.3 | $\mu \mathrm{A}$ |  |

### 12.3.2 Pin Characteristics

$$
\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{AV} \mathrm{CC}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{VS}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| H level input voltage (hysteresis input) | VIHS | $\begin{aligned} & \text { MD0, MD1, } \\ & \text { PE0, PE2, } \\ & \text { PE3, } \\ & \text { P46, P47, } \\ & \text { INITX } \end{aligned}$ | - | $\begin{aligned} & V_{c c} \times \\ & 0.8 \end{aligned}$ | - | $\begin{aligned} & V_{c c}+ \\ & 0.3 \end{aligned}$ | V |  |
|  |  | $\begin{aligned} & \text { P21, P22, } \\ & \text { P23, } \\ & \text { P50, P51, } \\ & \text { P52, } \\ & \text { P80, P81, } \\ & \text { P82 } \end{aligned}$ | - | $\begin{aligned} & V_{c c} \times \\ & 0.7 \end{aligned}$ | - | $\begin{aligned} & V_{\text {SS }}+ \\ & 5.5 \end{aligned}$ | V | 5 V tolerant |
|  |  | CMOS hysteresis input pins other than the above | - | $\begin{aligned} & V_{c c} \times \\ & 0.7 \end{aligned}$ | - | $\begin{aligned} & V_{c c}^{+} \\ & 03 \end{aligned}$ | V |  |
| L level input voltage (hysteresis input) | VILS | $\begin{aligned} & \text { MD0, MD1, } \\ & \text { PE0, PE2, } \\ & \text { PE3, } \\ & \text { P46, P47, } \\ & \text { INITX } \end{aligned}$ | - | $\begin{aligned} & \text { Vss - } \\ & 0.3 \end{aligned}$ | - | $\begin{aligned} & V_{c c x} \\ & 0.2 \end{aligned}$ | V |  |
|  |  | CMOS hysteresis input pins other than the above | - | $\begin{aligned} & \text { Vss - } \\ & 0.3 \end{aligned}$ | - | $\begin{aligned} & V_{C C} \times \\ & 0.3 \end{aligned}$ | V |  |
| H level output voltage | Vон | Pxx | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \mathrm{Vcc}- \\ & 0.5 \end{aligned}$ | - | Vcc | $V$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V} \\ & \text { Іон }=-1 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cc}}- \\ & 0.5 \end{aligned}$ | - | Vcc |  |  |
| L level output voltage | Vol | Pxx | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{l}_{\mathrm{L}}=4 \mathrm{~mA} \\ & \hline \mathrm{~V}_{\mathrm{CC}}<4.5 \mathrm{~V} \\ & \mathrm{l}_{\mathrm{L}}=2 \mathrm{~mA} \end{aligned}$ | Vss | - | 0.4 | V |  |
| Input leak current | IIL | - | - | - 5 | - | +5 | $\mu \mathrm{A}$ |  |
| Pull-up resistance value | Rpu | Pull-up pin | $\mathrm{V}_{\mathrm{Cc}} \geq 4.5 \mathrm{~V}$ | 25 | 50 | 100 | $\mathrm{k} \Omega$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ | 40 | 100 | 400 |  |  |
| Input capacitance | CIn | Other than VCC, VSS, AVCC, AVSS, AVRH | - | - | 5 | 15 | pF |  |

### 12.4 AC Characteristics

### 12.4.1 Main Clock Input Characteristics

$\left(\mathrm{Vcc}=1.8 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input frequency | $\mathrm{f}_{\mathrm{CH}}$ | $\begin{aligned} & \text { X0, } \\ & \text { X1 } \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}} \geq 2.0 \mathrm{~V}$ | 4 | 20 | MHz | When crystal oscillator is |
|  |  |  | $\mathrm{Vcc}<2.0 \mathrm{~V}$ | 4 | 4 | MHz | connected |
|  |  |  | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ | 4 | 20 | MHz | When using external |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ | 4 | 16 | MHz |  |
| Input clock cycle | tcylu |  | $\mathrm{V}_{\text {cc }} \geq 4.5 \mathrm{~V}$ | 50 | 250 | ns | When using external |
|  |  |  | $\mathrm{V}_{\text {cc }}<4.5 \mathrm{~V}$ | 62.5 | 250 | ns |  |
| Input clock pulse width | - |  | PWH/tcYLH, PWL/tcylh | 45 | 55 | \% | When using external clock |
| Input clock rise time and fall time | tcf, tcR |  | - | - | 5 | ns | When using external clock |
| Internal operating clock*1 frequency | fCm | - | - | - | 20 | MHz | Master clock |
|  | fcc | - | - | - | 20 | MHz | Base clock (HCLK/FCLK) |
|  | $\mathrm{f}_{\text {CPO }}$ | - | - | - | 20 | MHz | APB0 bus clock*2 |
|  | $\mathrm{f}_{\mathrm{CP} 1}$ | - | - | - | 20 | MHz | APB1 bus clock*2 |
|  | fcP | - | - | - | 20 | MHz | APB2 bus clock*2 |
| Internal operating clock*1 cycle time | tcycc | - | - | 50 | - | ns | Base clock (HCLK/FCLK) |
|  | tcycPo | - | - | 50 | - | ns | APB0 bus clock*2 |
|  | tcycp1 | - | - | 50 | - | ns | APB1 bus clock*2 |
|  | $\mathrm{t}_{\text {cYCP2 }}$ | - | - | 50 | - | ns | APB2 bus clock*2 |

*1: For more information about each internal operating clock, see Chapter 2-1: Clock in FM3 Family Peripheral Manual.
*2: For about each APB bus which each peripheral is connected to, see Block Diagram in this data sheet.


### 12.4.2 Sub Clock Input Characteristics

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | $\underset{s}{\text { Condition }}$ | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Input frequency | fCL | $\begin{aligned} & \mathrm{X0A}, \\ & \mathrm{X} 1 \mathrm{~A} \end{aligned}$ | - | - | 32.768 | - | kHz | When crystal oscillator is connected |
|  |  |  | - | 32 | - | 100 | kHz | When using external clock |
| Input clock cycle | tcyll |  | - | 10 | - | 31.25 | $\mu \mathrm{s}$ | When using external clock |
| Input clock pulse width | - |  | Pwh/tcyLl, PwL/tcyll | 45 | - | 55 | \% | When using external clock |



### 12.4.3 Built-in CR Oscillation Characteristics

## Built-in High-speed CR

$\left(\mathrm{Vcc}=1.8 \mathrm{~V}\right.$ to 5.5 V , $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions |  | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Clock frequency | fcre | $\begin{aligned} & V_{c c} \geq \\ & 2.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 3.92 | 4 | 4.08 | MHz | When trimming*1 |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}= \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 3.8 | 4 | 4.2 |  |  |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}= \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 2.3 | - | 7.03 |  | When not trimming |
|  |  | $\begin{aligned} & V_{c c}< \\ & 2.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 3.4 | 4 | 4.6 | MHz | When trimming*1 |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}= \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 3.16 | 4 | 4.84 |  |  |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}= \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 2.3 | - | 7.03 |  | When not trimming |
| Frequency stabilization time | tcrwt | - |  | - | - | 10 | $\mu \mathrm{s}$ | *2 |

*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.
*2: This is the time to stabilize the frequency of High-speed CR clock after setting trimming value.
This period is able to use High-speed CR clock as source clock.

## Built-in Low-speed CR

$$
\left(\mathrm{V}_{\mathrm{cc}}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Min | Typ | Max |  |  |
| Clock frequency | fCRL |  | 50 | 100 | 150 | kHz |  |

12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of PLL)
$\left(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| PLL oscillation stabilization wait time*1 (LOCK UP time) | tıock | 200 | - | - | $\mu \mathrm{s}$ |  |
| PLL input clock frequency | fPLLI | 4 | - | 20 | MHz |  |
| PLL multiplication rate | - | 1 | - | 5 | multiplier |  |
| PLL macro oscillation clock frequency | fPLLO | 10 | - | 20 | MHz |  |
| Main PLL clock frequency*2 | fCLKPLL | - | - | 20 | MHz |  |

*1: Time from when the PLL starts operating until the oscillation stabilizes.
*2: For more information about Main PLL clock(CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

### 12.4.5 Operating Conditions of Main PLL (In the case of using built-in High-speed CR clock for input clock of Main PLL)

| $\left(\mathrm{V}\right.$ cc $=2.2 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {Ss }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Value |  |  | Unit | Remarks |
|  |  | Min | Typ | Max |  |  |
| PLL oscillation stabilization wait time*1 <br> (LOCK UP time) | tıock | 200 | - | - | $\mu \mathrm{s}$ |  |
| PLL input clock frequency | fpLLI | 3.8 | 4 | 4.2 | MHz |  |
| PLL multiplication rate | - | 3 | - | 4 | multiplier |  |
| PLL macro oscillation clock frequency | fpLlo | 11.4 | - | 16.8 | MHz |  |
| Main PLL clock frequency*2 | fcLKPLL | - | - | 16.8 | MHz |  |

*1: Time from when the PLL starts operating until the oscillation stabilizes.
*2: For more information about Main PLL clock(CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

## Note:

- Make sure to input to the Main PLL source clock, the High-speed CR clock (CLKHC) that the frequency has been trimmed. When setting PLL multiple rate, please take the accuracy of the built-in High-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.



### 12.4.6 Reset Input Characteristics

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Reset input time | tinitx | INITX | - | 500 | - | ns |  |
|  |  |  |  | 1.5 | - | ms | When RTC mode or Stop mode |
|  |  |  |  | 1.5 | - | ms | When Deep Standby mode |

### 12.4.7 Power-on Reset Timing

$$
\left(\mathrm{V} \mathrm{cc}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Power supply rising time | dV/dt | VCC | 0.1 | - | - | V/ms |  |
| Power supply shut down time | toff |  | 1 | - | - | ms |  |
| Reset release voltage | $V_{\text {deth }}$ |  | 1.44 | 1.60 | 1.76 | V | When voltage rises |
| Reset detection voltage | $V_{\text {detL }}$ |  | 1.39 | 1.55 | 1.71 | V | When voltage drops |
| Time until releasing Power-on reset | tprt |  | 0.46 | - | 11.4 | ms | $\mathrm{dV} / \mathrm{dt} \geq 0.1 \mathrm{mV} / \mu \mathrm{s}$ |
| Reset detection delay time | toffd |  | - | - | 0.4 | ms | $\mathrm{dV} / \mathrm{dt} \geq-0.04 \mathrm{mV} / \mu \mathrm{s}$ |



### 12.4.8 Base Timer Input Timing

## Timer input timing

$$
\left(\mathrm{V} c \mathrm{cc}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | tтiwh, <br> ttiwn | TIOAn/TIOBn (when using as ECK,TIN) | - | 2tcycp | - | ns |  |



## Trigger input timing

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | ttrgh, ttrgl | TIOAn/TIOBn (when using as TGIN) | - | 2tcycp | - | ns |  |



## Note:

- tcycp indicates the APB bus clock cycle time.

About the APB bus number which the Base Timer is connected to, see Block Diagram in this data sheet.

### 12.4.9 CSIO/UART Timing

## CSIO (SPI = 0, SCINV = 0)

$\left(\mathrm{Vcc}=1.8 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  | $\begin{gathered} 2.7 \mathrm{~V} \leq \\ \mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| Baud rate | - | - | - | - | 5 | - | 5 | - | 5 | Mbps |
| Serial clock cycle time | tscyc | SCKx | Master mode | 4tcycp | - | 4tcycp | - | 4tcycp | - | ns |
| $\begin{aligned} & \text { SCK } \downarrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | tstovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | -40 | +40 | -30 | +30 | -20 | +20 | ns |
| $\mathrm{SIN} \rightarrow \mathrm{SCK} \uparrow$ <br> setup time | tivshi | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 75 | - | 50 | - | 30 | - | ns |
| $\begin{aligned} & \text { SCK } \uparrow \rightarrow \text { SIN } \\ & \text { hold time } \end{aligned}$ | tshix | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | 0 | - | ns |
| Serial clock L pulse width | tslsh | SCKx | Slave mode | 2tcycp - 10 | - | 2tcycp - 10 | - | 2tcycp - 10 | - | ns |
| Serial clock H pulse width | tshSL | SCKx |  | tcycp + 10 | - | tcycp + 10 | - | tcycp + 10 | - | ns |
| $\begin{aligned} & \text { SCK } \downarrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | tslove | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 75 | - | 50 | - | $\begin{aligned} & \hline 30 * 1 \\ & \hline 40^{* 2} \\ & \hline \end{aligned}$ | ns |
| $\begin{array}{\|l} \hline \text { SIN } \rightarrow \text { SCK } \uparrow \\ \text { setup time } \\ \hline \end{array}$ | tivshe | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | 10 | - | ns |
| $\begin{aligned} & \text { SCK } \uparrow \rightarrow \text { SIN } \\ & \text { hold time } \end{aligned}$ | tshixe | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | 20 | - | ns |
| SCK falling time | $\mathrm{tF}_{\text {F }}$ | SCKx |  | - | 5 | - | 5 | - | 5 | ns |
| SCK rising time | $\mathrm{t}_{\mathrm{R}}$ | SCKx |  | - | 5 | - | 5 | - | 5 | ns |

*1 When PZR $=0$.
*2 When PZR = 1 .

## Notes:

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.

About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.

- $\quad$ These characteristics only guarantee the same relocate port number.

For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.

- When the external load capacitance $C_{L}=50 \mathrm{pF}$.



CSIO (SPI = 0, SCINV = 1)
$\left(\mathrm{V} \mathrm{Cc}=1.8 \mathrm{~V}\right.$ to 5.5 V , $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | Vcc < 2.7 V |  | $\begin{gathered} 2.7 \mathrm{~V} \leq \\ \mathrm{V} \mathrm{cc}<4.5 \mathrm{~V} \end{gathered}$ |  | $\mathrm{Vcc} \geq 4.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| Baud rate | - | - | - | - | 5 | - | 5 | - | 5 | Mbps |
| Serial clock cycle time | tscyc | SCKx | Master mode | 4tcycp | - | 4tcycp | - | 4tcycp | - | ns |
| $\begin{aligned} & \text { SCK } \uparrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | tshovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | -40 | +40 | -30 | +30 | -20 | +20 | ns |
| $\mathrm{SIN} \rightarrow \mathrm{SCK} \downarrow$ <br> setup time | tivsLI | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 75 | - | 50 | - | 30 | - | ns |
| $\mathrm{SCK}_{\downarrow} \rightarrow \mathrm{SIN}$ hold time | tsuxi | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | 0 | - | ns |
| Serial clock L pulse width | tsLsh | SCKx | Slave mode | 2tcycp - 10 | - | 2tcycp - 10 | - | 2tcycp - 10 | - | ns |
| Serial clock H pulse width | tsHSL | SCKx |  | tcycp + 10 | - | tCYCP + 10 | - | tcycp + 10 | - | ns |
| $\text { SCK } \uparrow \rightarrow \text { SOT }$ delay time | tshove | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 75 | - | 50 | - | $\begin{aligned} & 30^{* 1} \\ & \hline 40^{* 2} \end{aligned}$ | ns |
| $\mathrm{SIN} \rightarrow \text { SCK } \downarrow$ <br> setup time | tivsLE | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | 10 | - | ns |
| $\text { SCK } \downarrow \rightarrow \mathrm{SIN}$ hold time | tstixe | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | 20 | - | ns |
| SCK falling time | $\mathrm{tF}_{F}$ | SCKx |  | - | 5 | - | 5 | - | 5 | ns |
| SCK rising time | $t_{R}$ | SCKx |  | - | 5 | - | 5 |  | 5 | ns |

*1 When PZR = 0 .
*2 When PZR = 1 .

## Notes:

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.

About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet

- These characteristics only guarantee the same relocate port number.

For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.

- When the external load capacitance $C_{L}=50 \mathrm{pF}$.



CSIO (SPI = 1, SCINV = 0)

| Parameter | Symbol | Pin name | Conditions | Vcc < 2.7 V |  | $\begin{gathered} 2.7 \mathrm{~V} \leq \\ \mathrm{V} \mathrm{cc}<4.5 \mathrm{~V} \end{gathered}$ |  | $\mathrm{Vcc} \geq 4.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| Baud rate | - | - | - | - | 5 | - | 5 | - | 5 | Mbps |
| Serial clock cycle time | tscyc | SCKx | Master mode | 4tcycp | - | 4tcycp | - | 4tcycp | - | ns |
| $\begin{aligned} & \mathrm{SCK} \uparrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | tshovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | -40 | +40 | -30 | +30 | -20 | +20 | ns |
| $\mathrm{SIN} \rightarrow \text { SCK } \downarrow$ <br> setup time | tivsLI | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 75 | - | 50 | - | 30 | - | ns |
| $\text { SCK } \downarrow \rightarrow \mathrm{SIN}$ hold time | tsuxi | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | 0 | - | ns |
| $\begin{aligned} & \text { SOT } \rightarrow \text { SCK } \downarrow \\ & \text { delay time } \end{aligned}$ | tsovLI | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | 2tcycp - 30 | - | 2tcycp - 30 | - | 2tcycp - 30 | - | ns |
| Serial clock L pulse width | tsLsH | SCKx | Slave mode | 2tcycp - 10 | - | 2tcycp - 10 | - | 2tcycp - 10 | - | ns |
| Serial clock H pulse width | tsHSL | SCKx |  | $\mathrm{t}_{\text {CYCP }}+10$ | - | tcyCP + 10 | - | $\mathrm{tcycp}^{+10}$ | - | ns |
| $\begin{aligned} & \mathrm{SCK} \uparrow \rightarrow \mathrm{SOT} \\ & \text { delay time } \end{aligned}$ | tshove | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 75 | - | 50 | - | $\frac{30 * 1}{40 * 2}$ | ns |
| $\mathrm{SIN} \rightarrow \mathrm{SCK} \downarrow$ <br> setup time | tivsLe | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | 10 | - | ns |
| $\text { SCK } \downarrow \rightarrow \mathrm{SIN}$ hold time | tsLIXE | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | 20 | - | ns |
| SCK falling time | $\mathrm{t}_{\mathrm{F}}$ | SCKx |  | - | 5 | - | 5 | - | 5 | ns |
| SCK rising time | $\mathrm{t}_{\mathrm{R}}$ | SCKx |  | - | 5 | - | 5 | - | 5 | ns |

*1 When PZR = 0 .
*2 When PZR = 1 .

## Notes:

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.

About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.

- These characteristics only guarantee the same relocate port number.

For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.

- When the external load capacitance $C_{L}=50 \mathrm{pF}$.


CSIO (SPI = 1, SCINV = 1)

| Parameter | Symbol | Pin name | Conditions | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  | $\begin{gathered} 2.7 \mathrm{~V} \leq \\ \mathrm{V} \mathrm{cc}<4.5 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| Baud rate | - | - | - | - | 5 | - | 5 | - | 5 | Mbps |
| Serial clock cycle time | tscyc | SCKx | Master mode | 4tcycp | - | 4tcycp | - | 4tcycp | - | ns |
| $\begin{aligned} & \text { SCK } \downarrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | tslovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | -40 | +40 | -30 | +30 | -20 | +20 | ns |
| $\begin{aligned} & \mathrm{SIN} \rightarrow \mathrm{SCK} \uparrow \\ & \text { setup time } \end{aligned}$ | tivSHI | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 75 | - | 50 | - | 30 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | tsHIXI | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | 0 | - | ns |
| $\begin{aligned} & \mathrm{SOT} \rightarrow \mathrm{SCK} \uparrow \\ & \text { delay time } \end{aligned}$ | tsovhı | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | 2tcycp - 30 | - | 2tcycp - 30 | - | 2tcycp - 30 | - | ns |
| Serial clock L pulse width | tsLsH | SCKx | Slave mode | 2tcycp - 10 | - | $2 \mathrm{tcycp} \mathrm{-} 10$ | - | 2tcycp - 10 | - | ns |
| Serial clock H pulse width | tshsL | SCKx |  | tcycp + 10 | - | tcycp + 10 | - | tCYCP + 10 | - | ns |
| $\begin{aligned} & \text { SCK } \downarrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | tslove | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 75 | - | 50 | - | $\begin{aligned} & 30^{* 1} \\ & 40^{* 2} \end{aligned}$ | ns |
| $\mathrm{SIN} \rightarrow \mathrm{SCK} \uparrow$ <br> setup time | tivshe | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | 10 | - | ns |
| $\begin{aligned} & \text { SCK } \uparrow \rightarrow \text { SIN } \\ & \text { hold time } \end{aligned}$ | tshixe | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | 20 | - | ns |
| SCK falling time | tF | SCKx |  | - | 5 | - | 5 | - | 5 | ns |
| SCK rising time | $\mathrm{t}_{\mathrm{R}}$ | SCKx |  | - | 5 | - | 5 | - | 5 | ns |

*1 When PZR = 0 .
*2 When PZR = 1

## Notes:

- The above characteristics apply to clock synchronous mode.
- $\quad t_{C Y C P}$ indicates the APB bus clock cycle time.

About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.

- These characteristics only guarantee the same relocate port number.

For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.

- When the external load capacitance $C_{L}=50 \mathrm{pF}$.




## UART external clock input (EXT = 1)

$\left(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
| Serial clock L pulse width | tsLsH | $\mathrm{CLL}^{\text {= }}$ 50 pF | tcycp + 10 | - | ns |  |
| Serial clock H pulse width | tshSL |  | tCYCP + 10 | - | ns |  |
| SCK falling time | $\mathrm{t}_{\mathrm{F}}$ |  | - | 5 | ns |  |
| SCK rising time | tR |  | - | 5 | ns |  |

SCK


### 12.4.10 External Input Timing

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

|  |  |  | Condition |  |  | Unit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin name | s | Min | Max | Unit | Remarks |
| Input pulse width | tinh, tinc | ADTG | - | $2 \mathrm{tcycp*1}$ | - | ns | A/D converter trigger input |
|  |  | FRCKx |  |  |  |  | Free-run timer input clock |
|  |  | ICxx |  |  |  |  | Input capture |
|  |  | DTTIxX | - | 2tcycp*1 | - | ns | Waveform generator |
|  |  | INTxx, NMIX | *2 | $\begin{aligned} & \text { 2tcrcp + } \\ & 100 * 1 \\ & \hline \end{aligned}$ | - | ns | External interrupt NMI |
|  |  |  | *3 | 500 | - | ns |  |
|  |  | WKUPx | *4 | 500 | - | ns | Deep Standby wake up |

*1: tcycp indicates the APB bus clock cycle time.
About the APB bus number which A/D converter, Multi-function Timer, External interrupt, Deep Standby mode Controller is connected to, see Block Diagram in this data sheet.
*2: When in Run mode, in Sleep mode.
*3: When in Timer mode, in RTC mode, in Stop mode.
*4: When in Deep Standby RTC mode, in Deep Standby Stop mode.


### 12.4.11 ${ }^{12} C$ Timing

$$
\left(\mathrm{V}_{\mathrm{cc}}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Conditions | Standard-mode |  | Fast-mode |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |  |
| SCL clock frequency | fscl | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{R}= \\ & (\mathrm{V} / \mathrm{P} / \mathrm{loL})^{\star 1} \end{aligned}$ | 0 | 100 | 0 | 400 | kHz |  |
| (Repeated) START condition hold time $\mathrm{SDA} \downarrow \rightarrow \mathrm{SCL} \downarrow$ | thdsta |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| SCL clock L width | tıow |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |  |
| SCL clock H width | thIGH |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| (Repeated) START condition setup time $\mathrm{SCL} \uparrow \rightarrow \mathrm{SDA} \downarrow$ | tsusta |  | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$ | thdoat |  | 0 | 3.45*2 | 0 | 0.9*3 | $\mu \mathrm{s}$ |  |
| Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL $\uparrow$ | tsudat |  | 250 | - | 100 | - | ns |  |
| STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$ | tsusto |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| Bus free time between STOP condition and START condition | tbuF |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |  |
| Noise filter | tsp | - | 2 tcycp*4 $^{\text {a }}$ | - | 2 tcycp $^{* 4}$ | - | ns |  |

*1: $R$ and $C_{L}$ represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively. $V_{P}$ indicates the power supply voltage of the pull-up resistor and lol indicates Vol guaranteed current.
*2: The maximum thdDat must satisfy that it does not extend at least L period (thow) of device's SCL signal.
*3: A Fast-mode $I^{2} \mathrm{C}$ bus device can be used on a Standard-mode $I^{2} \mathrm{C}$ bus system as long as the device satisfies the requirement of tsudat $\geq 250 \mathrm{~ns}$.
*4: tcycp is the APB bus clock cycle time.
About the APB bus number which ${ }^{2} \mathrm{C}$ is connected to, see Block Diagram in this data sheet.
To use Standard-mode, set the APB bus clock at 2 MHz or more.
To use Fast-mode, set the APB bus clock at 8 MHz or more.


### 12.4.12 JTAG Timing

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | Min | Value | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMS,TDI setup time | $\mathrm{t}_{\text {Jtags }}$ | TCK, <br> TMS,TDI | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ | 15 | - | ns |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ |  |  |  |  |
| TMS,TDI hold time | tJtagh | TCK, TMS,TDI | $\mathrm{V}_{c c} \geq 4.5 \mathrm{~V}$ | 15 | - | ns |  |
|  |  |  | $\mathrm{Vcc}<4.5 \mathrm{~V}$ |  |  |  |  |
| TDO delay time | $\mathrm{t}_{\text {JTAGD }}$ | $\begin{aligned} & \text { TCK, } \\ & \text { TDO } \end{aligned}$ | $V_{c c} \geq 4.5 \mathrm{~V}$ | - | 30 | ns |  |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ | - | 45 |  |  |
|  |  |  | $\mathrm{Vcc}<2.7 \mathrm{~V}$ | - | 60 |  |  |

## Note:

- When the external load capacitance $C_{L}=50 \mathrm{pF}$



### 12.5 12-bit A/D Converter

Electrical characteristics for the A/D converter

| Parameter | Symbol | Pin name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Resolution | - | - | - | - | 12 | bit |  |
| Integral Nonlinearity | INL | - | - | - | $\pm 3.0$ | LSB | $\mathrm{AV}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |
|  |  |  | - | - | $\pm 5.0$ | LSB | $\mathrm{AV}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |
| Differential Nonlinearity | DNL | - | - | - | $\pm 1.9$ | LSB | $\mathrm{AV}_{\mathrm{Cc}} \geq 2.7 \mathrm{~V}$ |
|  |  |  | - | - | $\pm 2.9$ | LSB | $\mathrm{AV}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |
| Zero transition voltage | Vzt | ANxx | - | - | $\pm 20$ | mV |  |
| Full-scale transition voltage | Vfst | ANxx | - | - | $\begin{aligned} & \text { AVRH } \pm \\ & 20 \end{aligned}$ | mV |  |
| Conversion time*1 | - | - | 1.0 | - | - | $\mu \mathrm{s}$ | $\mathrm{AV}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |
|  |  |  | 4.0 |  |  |  | $\mathrm{AV}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |
| Sampling time*2 | ts | - | 0.3 | - | 10 | $\mu \mathrm{s}$ | $\mathrm{AV}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |
|  |  |  | 1.2 |  |  |  | $\mathrm{AV}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |
| Compare clock cycle*3 | tcck | - | 50 | - | 1000 | ns | $\mathrm{AV}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |
|  |  |  | 200 |  |  |  | $\mathrm{AV}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |
| Period of operation enable state transitions | tstt | - | - | - | 1 | $\mu \mathrm{s}$ |  |
| Analog input capacity | Cain | - | - | - | 15 | pF |  |
| Analog input resistor | Rain | - | - | - | 0.9 | k $\Omega$ | $\mathrm{AV}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |
|  |  |  |  |  | 1.6 |  | $2.7 \mathrm{~V} \leq \mathrm{AV}$ cc $<4.5 \mathrm{~V}$ |
|  |  |  |  |  | 4.0 |  | $\mathrm{AV}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |
| Interchannel disparity | - | - | - | - | 4 | LSB |  |
| Analog port input leak current | - | ANxx | - | - | 0.3 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - | ANxx | $\mathrm{AV}_{\text {ss }}$ | - | AVRH | V |  |
| Reference voltage | - | $\begin{aligned} & \text { AVR } \\ & \text { H } \end{aligned}$ | 2.7 | - | AVcc | V | $\mathrm{AV}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |
|  |  |  | AV cc |  |  |  | $\mathrm{AV}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |

*1: The conversion time is the value of sampling time (ts) + compare time (tc).
The condition of the minimum conversion time is the following.

$$
\begin{array}{ll}
\mathrm{AV} \\
\mathrm{cc}
\end{array} \geq 2.7 \mathrm{~V}, \mathrm{HCLK}=20 \mathrm{MHz} \quad \text { sampling time: } 0.3 \mu \mathrm{~s} \text {, compare time: } 0.7 \mu \mathrm{~s}, \text { sampling time: } 1.2 \mu \mathrm{~s} \text {, compare time: } 2.8 \mu \mathrm{~s}
$$

Ensure that it satisfies the value of the sampling time (ts) and compare clock cycle (tсск).
For setting*4 of the sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM3 Family Peripheral Manual Analog Macro Part.
The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.
For the number of the APB bus to which the A/D Converter is connected, see Block Diagram.
The Base clock (HCLK) is used to generate the sampling time and the compare clock cycle.
*2: A necessary sampling time changes by external impedance.
Ensure to set the sampling time to satisfy (Equation 1).
*3: The compare time ( tc ) is the value of (Equation 2).

(Equation 1) $\mathrm{ts} \geq\left(\mathrm{R}_{\text {AIN }}+\mathrm{R}_{\mathrm{EXT}}\right) \times \mathrm{CAIN} \times 9$
ts: Sampling time
RAIN: Input resistor of $\mathrm{A} / \mathrm{D}=0.9 \mathrm{k} \Omega$ at $4.5 \mathrm{~V} \leq \mathrm{AVcc} \leq 5.5 \mathrm{~V}$
Input resistor of $\mathrm{A} / \mathrm{D}=1.6 \mathrm{k} \Omega$ at $2.7 \mathrm{~V} \leq \mathrm{AVcc}<4.5 \mathrm{~V}$
Input resistor of $\mathrm{A} / \mathrm{D}=4.0 \mathrm{k} \Omega$ at $1.8 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{cc}}<2.7 \mathrm{~V}$
CAIN: Input capacity of $\mathrm{A} / \mathrm{D}=15 \mathrm{pF}$ at $1.8 \mathrm{~V} \leq \mathrm{AVcc} \leq 5.5 \mathrm{~V}$
$\mathrm{Rext}_{\text {: O }}$ Output impedance of external circuit
(Equation 2) $\mathrm{tc}_{\mathrm{c}}=\mathrm{tcck} \times 14$
tc: Compare time
tccк: Compare clock cycle

## Definition of 12-bit A/D Converter Terms

- Resolution
- Integral Nonlinearity
: Analog variation that is recognized by an A/D converter.
: Deviation of the line between the zero-transition point (0b000000000000 $\leftarrow$ Ob000000000001) and the full-scale transition point (0b111111111110 $\longleftrightarrow$ Ob111111111111) from the actual conversion characteristics.
- Differential Nonlinearity : Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.



### 12.6 Low-Voltage Detection Characteristics

12.6.1 Low-Voltage Detection Reset

$$
\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | ol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SVHR = 0001 | Min | Typ | Max |  |  |
| Detected voltage | Volr |  | 1.43 | 1.53 | 1.63 | V | When voltage drops |
| Released voltage | VDHR |  | 1.53 | 1.63 | 1.73 | V | When voltage rises |
| Detected voltage | VDLR | SVHR = 0100 | 1.80 | 1.93 | 2.06 | V | When voltage drops |
| Released voltage | V DHR |  | 1.90 | 2.03 | 2.16 | V | When voltage rises |
| LVD stabilization wait time | tıVDRW | - | - | - | $\begin{aligned} & 633 \times \\ & \text { t } \mathrm{CYCP} \text { * } \end{aligned}$ | $\mu \mathrm{s}$ |  |
| Detection delay time | tLVDRD | $\mathrm{dV} / \mathrm{dt} \geq-4 \mathrm{mV} / \mu \mathrm{s}$ | - | - | 60 | $\mu \mathrm{s}$ |  |

*: tcycp indicates the APB2 bus clock cycle time.

### 12.6.2 Interrupt of Low-voltage Detection

## Normal mode

$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Detected voltage | VDLI | SVHI $=0000$ | 1.87 | 2.00 | 2.13 | V | When voltage drops |
| Released voltage | VDHI |  | 1.97 | 2.10 | 2.23 | V | When voltage rises |
| Detected voltage | V ${ }_{\text {DII }}$ | SVHI = 0001 | 1.96 | 2.10 | 2.24 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHI }}$ |  | 2.06 | 2.20 | 2.34 | V | When voltage rises |
| Detected voltage | V ${ }_{\text {DLI }}$ | SVHI = 0010 | 2.05 | 2.20 | 2.35 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHI }}$ |  | 2.15 | 2.30 | 2.45 | V | When voltage rises |
| Detected voltage | V ${ }_{\text {DLI }}$ | SVHI = 0011 | 2.15 | 2.30 | 2.45 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHI }}$ |  | 2.25 | 2.40 | 2.55 | V | When voltage rises |
| Detected voltage | V ${ }_{\text {DII }}$ | SVHI $=0100$ | 2.24 | 2.40 | 2.56 | V | When voltage drops |
| Released voltage | VDHI |  | 2.34 | 2.50 | 2.66 | V | When voltage rises |
| Detected voltage | V ${ }_{\text {DII }}$ | SVHI = 0101 | 2.33 | 2.50 | 2.67 | V | When voltage drops |
| Released voltage | V DHI |  | 2.43 | 2.60 | 2.77 | V | When voltage rises |
| Detected voltage | VDLI | SVHI = 0110 | 2.43 | 2.60 | 2.77 | V | When voltage drops |
| Released voltage | VDHI |  | 2.53 | 2.70 | 2.87 | V | When voltage rises |
| Detected voltage | VDLI | SVHI = 0111 | 2.61 | 2.80 | 2.99 | V | When voltage drops |
| Released voltage | VDHI |  | 2.71 | 2.90 | 3.09 | V | When voltage rises |
| Detected voltage | Voli | SVHI = 1000 | 2.80 | 3.00 | 3.20 | V | When voltage drops |
| Released voltage | VDHI |  | 2.90 | 3.10 | 3.30 | V | When voltage rises |
| Detected voltage | Voli | SVHI = 1001 | 2.99 | 3.20 | 3.41 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHI }}$ |  | 3.09 | 3.30 | 3.51 | V | When voltage rises |
| Detected voltage | V DLI | SVHI = 1010 | 3.36 | 3.60 | 3.84 | V | When voltage drops |
| Released voltage | VDHI |  | 3.46 | 3.70 | 3.94 | V | When voltage rises |
| Detected voltage | V ${ }_{\text {DII }}$ | SVHI = 1011 | 3.45 | 3.70 | 3.95 | V | When voltage drops |
| Released voltage | VDHI |  | 3.55 | 3.80 | 4.05 | V | When voltage rises |
| Detected voltage | Voli | SVHI = 1100 | 3.73 | 4.00 | 4.27 | V | When voltage drops |
| Released voltage | VDHI |  | 3.83 | 4.10 | 4.37 | V | When voltage rises |
| Detected voltage | V ${ }_{\text {dil }}$ | SVHI = 1101 | 3.83 | 4.10 | 4.37 | V | When voltage drops |
| Released voltage | V DHI |  | 3.93 | 4.20 | 4.47 | V | When voltage rises |
| Detected voltage | Voli | SVHI = 1110 | 3.92 | 4.20 | 4.48 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHI }}$ |  | 4.02 | 4.30 | 4.58 | V | When voltage rises |
| LVD stabilization wait time | tıvolw | - | - | - | $633 \times$ tcycp* | $\mu \mathrm{s}$ |  |
| Detection delay time | tıvDID | $\mathrm{dV} / \mathrm{dt} \geq$ - <br> $4 \mathrm{mV} / \mu \mathrm{s}$ | - | - | 60 | $\mu \mathrm{s}$ |  |

*: tcycp indicates the APB2 bus clock cycle time.

## Low power mode

$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Detected voltage | V DLIL | SVHI $=0000$ | 1.80 | 2.00 | 2.20 | V | When voltage drops |
| Released voltage | VDHIL |  | 1.90 | 2.10 | 2.30 | V | When voltage rises |
| Detected voltage | Volil | SVHI = 0001 | 1.89 | 2.10 | 2.31 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHIL }}$ |  | 1.99 | 2.20 | 2.41 | V | When voltage rises |
| Detected voltage | V ${ }_{\text {DIIL }}$ | SVHI = 0010 | 1.98 | 2.20 | 2.42 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHIL }}$ |  | 2.08 | 2.30 | 2.52 | V | When voltage rises |
| Detected voltage | VDLIL | SVHI = 0011 | 2.07 | 2.30 | 2.53 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHIL }}$ |  | 2.17 | 2.40 | 2.63 | V | When voltage rises |
| Detected voltage | V ${ }_{\text {DIIL }}$ | SVHI = 0100 | 2.16 | 2.40 | 2.64 | V | When voltage drops |
| Released voltage | V DHIL |  | 2.26 | 2.50 | 2.74 | V | When voltage rises |
| Detected voltage | VDIIL | SVHI = 0101 | 2.25 | 2.50 | 2.75 | V | When voltage drops |
| Released voltage | VDHIL |  | 2.35 | 2.60 | 2.85 | V | When voltage rises |
| Detected voltage | Volil | SVHI = 0110 | 2.34 | 2.60 | 2.86 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHIL }}$ |  | 2.44 | 2.70 | 2.96 | V | When voltage rises |
| Detected voltage | Volil | SVHI = 0111 | 2.52 | 2.80 | 3.08 | V | When voltage drops |
| Released voltage | V DHIL |  | 2.62 | 2.90 | 3.18 | V | When voltage rises |
| Detected voltage | V DLIL | SVHI = 1000 | 2.70 | 3.00 | 3.30 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHIL }}$ |  | 2.80 | 3.10 | 3.40 | V | When voltage rises |
| Detected voltage | Volil | SVHI = 1001 | 2.88 | 3.20 | 3.52 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHIL }}$ |  | 2.98 | 3.30 | 3.62 | V | When voltage rises |
| Detected voltage | V ${ }_{\text {DIIL }}$ | SVHI = 1010 | 3.24 | 3.60 | 3.96 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHIL }}$ |  | 3.34 | 3.70 | 4.06 | V | When voltage rises |
| Detected voltage | V DLIL | SVHI = 1011 | 3.33 | 3.70 | 4.07 | V | When voltage drops |
| Released voltage | V ${ }_{\text {DHIL }}$ |  | 3.43 | 3.80 | 4.17 | V | When voltage rises |
| Detected voltage | V DLIL | SVHI = 1100 | 3.60 | 4.00 | 4.40 | V | When voltage drops |
| Released voltage | V DHIL |  | 3.70 | 4.10 | 4.50 | V | When voltage rises |
| Detected voltage | V DLIL | SVHI = 1101 | 3.69 | 4.10 | 4.51 | V | When voltage drops |
| Released voltage | VDHIL |  | 3.79 | 4.20 | 4.61 | V | When voltage rises |
| Detected voltage | Volil | SVHI = 1110 | 3.78 | 4.20 | 4.62 | V | When voltage drops |
| Released voltage | VDHIL |  | 3.88 | 4.30 | 4.72 | V | When voltage rises |
| LVD stabilization wait time | tıvoilw | - | - | - | $8039 \times \text { tcycp }$ | $\mu \mathrm{s}$ |  |
| Detection delay time | tlvilid | $\mathrm{dV} / \mathrm{dt} \geq$ - <br> $0.4 \mathrm{mV} / \mu \mathrm{s}$ | - | - | 800 | $\mu \mathrm{s}$ |  |

*: tcycp indicates the APB2 bus clock cycle time.

### 12.7 Flash Memory Write/Erase Characteristics

### 12.7.1 Write / Erase time

$$
\left(\mathrm{V}_{\mathrm{cc}}=2.0 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter |  | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Sector erase time | Large Sector | 1.6 | 7.5 | S | Includes write time prior to internal erase |
|  | Small Sector | 0.4 | 2.1 |  |  |
| Half word (16-bit) write time |  | 25 | 400 | $\mu \mathrm{s}$ | Not including system-level overhead time. |
| Chip erase time |  | 4 | 19.2 | s | Includes write time prior to internal erase |

*: The typical value is immediately after shipment, the maximum value is guarantee value under 100,000 cycle of erase/write.

### 12.7.2 Write cycles and data hold time

| Erase/write cycles (cycle) | Data hold time (year) | Remarks |
| :--- | :--- | :--- |
| 1,000 | $20^{*}$ |  |
| 10,000 | $10^{*}$ |  |
| 100,000 | $5^{*}$ |  |

*: At average $+85^{\circ} \mathrm{C}$

### 12.8 Return Time from Low-Power Consumption Mode

### 12.8.1 Return Factor: Interrupt/WKUP

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.

## Return Count Time

$$
\left(\mathrm{Vcc}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V} \mathrm{Vs}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max* |  |  |
| Sleep mode | ticnt | $t_{\text {cycc }}$ |  | $\mu \mathrm{s}$ |  |
| High-speed CR Timer mode, Main Timer mode, PLL Timer mode |  | 40 | 80 | $\mu \mathrm{s}$ |  |
| Low-speed CR Timer mode |  | 630 | 1260 | $\mu \mathrm{s}$ |  |
| Sub Timer mode |  | 630 | 1260 | $\mu \mathrm{s}$ |  |
| RTC mode, Stop mode |  | 1083 | 2100 | $\mu \mathrm{s}$ |  |
| Deep Standby RTC mode Deep Standby Stop mode |  | 1099 | 2127 | $\mu \mathrm{s}$ |  |

*: The maximum value depends on the accuracy of built-in CR.
Operation example of return from Low-Power consumption mode (by external interrupt*)


[^0]
## Operation example of return from Low-Power consumption mode (by internal resource interrupt*)


*: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

Notes: - The return factor is different in each Low-Power consumption modes.
See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family
Peripheral Manual.

- When interrupt recoveries, the operation mode that CPU recoveries depend on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.


### 12.8.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.

## Return Count Time

$$
\left(\mathrm{V} \mathrm{cc}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V} \mathrm{SS}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Value |  | Max* | Unit |
| :--- | :---: | :--- | :--- | :--- | :--- |

*: The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)


## Operation example of return from low power consumption mode (by internal resource reset*)


*: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes: - The return factor is different in each Low-Power consumption modes.
See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.

- When interrupt recoveries, the operation mode that CPU recoveries depend on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.
- The time during the power-on reset/low-voltage detection reset is excluded. See (6) Power-on Reset Timing in 12.4 AC Characteristics in Electrical Characteristics for the detail on the time during the power-on reset/low-voltage detection reset.
- When in recovery from reset, CPU changes to the High-speed CR Run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the Main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.


## 13. Ordering Information

| Part number | $\begin{array}{c}\text { On-chip } \\ \text { Flash } \\ \text { memory }\end{array}$ | $\begin{array}{c}\text { On-chip } \\ \text { SRAM }\end{array}$ | Package | Packing |
| :--- | :--- | :--- | :--- | :--- |
| MB9AF131KBPMC-G-SNE2 | 64 Kbyte | 8 Kbyte | $\begin{array}{l}\text { Plastic } \cdot \text { LQFP } \\ (0.5 m m ~ p i t c h), ~ 48-p i n ~\end{array}$ |  |
| MB9AF132KBPMC-G-SNE2 | 128 Kbyte | 8 Kbyte | $\begin{array}{l}\text { (LQA048) }\end{array}$ |  |
| MB9AF131KBQN-G-AVE2 | 64 Kbyte | 8 Kbyte | $\begin{array}{l}\text { Plastic } \cdot \text { QFN } \\ (0.5 m m ~ p i t c h), ~ 48-p i n ~\end{array}$ |  |
| (VNA048) |  |  |  |  |$)$

## 14. Package Dimensions

| Package Type | Package Code |
| :---: | :---: |
| LQFP 48 (0.5mm pitch) | LQA048 |



| SYMBOL | DIMENSIONS |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |
| A | - | - | 1.70 |
| A1 | 0.00 | - | 0.20 |
| b | 0.15 | - | 0.27 |
| c | 0.09 | - | 0.20 |
| D | 9.00 BSC |  |  |
| D1 | 7.00 BSC |  |  |
| e | 0.50 BSC |  |  |
| E | 9.00 BSC |  |  |
| E1 | 7.00 BSC |  |  |
| L | 0.45 | 0.60 | 0.75 |
| L1 | 0.30 | 0.50 | 0.70 |
| $\theta$ | $0^{\circ}$ | - | $8^{\circ}$ |

## NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
3. DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
4. TO BE DETERMINED AT SEATING PLANE C.
S. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PRE SIDE.
DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE $H$.
5. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
今regardless of the relative size of the upper and lower body SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
6. DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08 mm . DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
7. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
8. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

| Package Type | Package Code |
| :---: | :---: |
| QFN 48 | VNA048 |



| SYMBOL | DIMENSIONS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |  |
| A | - | - | 0.90 |  |
| A1 | 0.00 | - | 0.05 |  |
| D | 7.00 BSC |  |  |  |
| E | 7.00 BSC |  |  |  |
| b | 0.20 | 0.25 | 0.30 |  |
| D2 | 5.50 BSC |  |  |  |
| E2 | 5.50 BSC |  |  |  |
| e | 0.50 BSC |  |  |  |
| R | 0.20 RE |  |  |  |
| L | 0.35 | 0.40 |  | 0.45 |

NOTE

1. ALL DIMENSIONS ARE IN MILLIMETERS
2. DIMENSIONING AND TOLERANCINC CONFORMSTO ASMEY14.5-1994
3. N IS THE TOTAL NUMBER OF TERMINALS.
4.DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASUR円 BETWEEN 0.15 AND 0.30 mm FROM TERMINAL TIP.IF THE TERMINALHAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL. THE DIMENSION "b"SHOULD NOT BE MEASURED IN THAT RADIUSAREA
B. ND REFER TO THE NUMBER OF TERMINALS ON D ORE SIDE
4. MAX. PACKAGE WARPAGE IS 0.05 mm .
5. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.

APIN \#IID ON TOP WILL BELOCATD WITHIN INDICATDZONE:
Q BILATERAL COPLANARITY ZONE APPLIESTO THE EXPOSEDHEAT SINK SLUG AS WELL ASTHE TERMINALS.
10.JEDEC SPEC IFICATIONNO .REF:N/A

| Package Type | Package Code |
| :---: | :---: |
| LQFP $64(0.5 \mathrm{~mm}$ pitch $)$ | LQD064 |


BOTTOM VIEW
TOP VIEW

SIDEVIEW

DETAIL A

| SYMBOL | DIMENSIONS |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |
| A | - | - | 1.70 |
| A1 | 0.00 | - | 0.20 |
| b | 0.15 | - | 0.27 |
| c | 0.09 | - | 0.20 |
| D | 12.00 BSC. |  |  |
| D1 | 10.00 BSC. |  |  |
| e | 0.50 BSC |  |  |
| E | 12.00 BSC. |  |  |
| E1 | 10.00 BSC. |  |  |
| L | 0.45 | 0.60 | 0.75 |
| L1 | 0.30 | 0.50 | 0.70 |

NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
3. DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H
4. TO be determined at seating plane c.
5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
ALLOWABLE PROTRUSION IS 0.25 mm PRE SIDE
Dimensions di And E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
6. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
入regardless of the relative size of the upper and lower body SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
7. DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION ( S ) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08 mm . DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT
@ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
8. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

| Package Type | Package Code |
| :---: | :---: |
| LQFP 64 (0.65mm pitch) | LQG064 |



| SYMBOL | DIMENSION |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |
| A | - | - | 1.70 |
| A1 | 0.00 | - | 0.20 |
| b | 0.27 | 0.32 | 0.37 |
| c | 0.09 | - | 0.20 |
| D | 14.00 BSC |  |  |
| D1 | 12.00 BSC |  |  |
| e | 0.65 BSC |  |  |
| E | 14.00 BSC |  |  |
| E1 | 12.00 BSC |  |  |
| L | 0.45 | 0.60 | 0.75 |
| L1 | 0.30 | 0.50 | 0.70 |
| $\theta$ | $0^{\circ}$ | - | $8^{\circ}$ |

## NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS
2. DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
3. DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
4. TO BE DETERMINED AT SEATING PLANE C.
S. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
5. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
Aregardless of the relative size of the upper and lower body SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
6. DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08 mm . DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
7. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
8. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

| Package Type | Package Code |
| :---: | :---: |
| QFN 64 | VNC064 |



| SYMBOL | DIMENSIONS |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |
| A | - | - | 0.90 |
| A1 | 0.00 | - | 0.05 |
| D | 9.00 BSC |  |  |
| E | 9.00 BSC |  |  |
| b | 0.20 |  | 0.25 |
| D2 | 6.00 BSC |  |  |
| E2 | 6.00 BSC |  |  |
| e | 0.50 BSC |  |  |
| R | 0.20 REF |  |  |
| L | 0.35 | 0.40 | 0.45 |
| N | 64 |  |  |
| ND | 16 |  |  |

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING CONFORMSTO ASME Y14.5M-1994.
3. N ISTHE TOTAL NUMBER OF TERMINALS.

DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION "b" SHOULD NOT BE MEASURED IN THAT RADIUS AREA. ND REFERS TO THE NUMBER OF TERMINALS ON D SIDE OR ESIDE.
6. MAX. PACKAGE WARPAGE IS 0.05 mm .
7. MAXIMUM ALLOWABLE BURR IS 0.076 mm IN ALL DIRECTIONS. PIN \#1 ID ON TOP WILL BE LOCATED WITHIN THE INDICATED ZONE. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

## 15. Major Changes

Spansion Publication Number: DS706-00066

| Page | Section | Change Results |
| :---: | :---: | :---: |
| Revision 1.0 |  |  |
| - | - | Initial release |
| Revision 2.0 |  |  |
| 2 | Features <br> - On-chip Memories | Changed the description of on-chip SRAM |
| 33 | Handling Devices | Added "• Stabilizing power supply voltage" |
| 33 | Handling Devices Crystal oscillator circuit | Added the following description "Evaluate oscillation of your using crystal oscillator by your mount board." |
| 37 | Memory Map Memory map(2) | Added the summary of Flash memory sector |
| 47-49 | Electrical Characteristics <br> 3. DC Characteristics <br> (1) Current rating | Changed the table format <br> - Added Timer mode current <br> - Added Flash Memory Current <br> - Moved A/D Converter Current |
| 53 | Electrical Characteristics <br> 4. AC Characteristics <br> (4-1) Operating Conditions of Main PLL <br> (4-2) Operating Conditions of Main PLL | - Added the figure of Main PLL connection |
| 54 | Electrical Characteristics <br> 4. AC Characteristics <br> (6) Power-on Reset Timing | Changed the figure of timing <br> - Changed from Reset release delay time(tond) to Time until releasing Power-on reset(tpRT) |
| 56-63 | Electrical Characteristics <br> 4. AC Characteristics <br> (8) CSIO/UART Timing | Modified from UART Timing to CSIO/UART Timing Changed from Internal shift clock operation to Master mode Changed from External shift clock operation to Slave mode |
| 67 | Electrical Characteristics 5. 12bit A/D Converter | - Added the typical value of Integral Nonlinearity, Differential Nonlinearity, Zero transition voltage and Full-scale transition voltage <br> - Added Conversion time at $\mathrm{AV}_{\mathrm{CC}}<2.7 \mathrm{~V}$ |
| 70 | Electrical Characteristics 7. Low-voltage Detection Characteristics | Deleted the figure |
| 73 | Electrical Characteristics 8. Flash Memory Write/Erase Characteristics | Change to the erase time of include write time prior to internal erase |
| 74-77 | Electrical Characteristics <br> 9. Return Time from Low-Power <br> Consumption Mode | Added Return Time from Low-Power Consumption Mode |
| 78 | Ordering Information | Changed notation of part number |

NOTE: Please see "Document History" about later revised information.

## Document History

Document Title: MB9A130LB Series 32-bit ARM® Cortex®-M3 FM3 Microcontroller
Document Number: 002-05671

| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | - | AKIH | 06/09/2015 | Migrated to Cypress and assigned document number 002-05671. <br> No change to document contents or format. |
| *A | 5162460 | AKIH | 03/10/2016 | Updated to Cypress format. |
| *B | 5742425 | YSKA | 05/23/2017 | Adapted new Cypress logo <br> Modified RTC description in "Features, Real-Time Clock(RTC)". Changed starting count value from 01 to 00. Deleted "second, or day of the week" in the Interrupt function. <br> Changed package code as the following in chapter: <br> 2. Packages <br> 3. Pin Assignment <br> 13. Ordering Information <br> 14. Package Dimensions. $\begin{aligned} & \text { FPT-48P-M49 -> LQA048, LCC-48P-M73 -> VNA048 } \\ & \text { FTP-64P-M38 -> LQD064, FPT-64P-M39 -> LQG064, } \\ & \text { LCC-64P-M24 -> VNC064 } \end{aligned}$ <br> Corrected "J-TAG" to "JTAG" in 4. List of Pin Functions. <br> Added Note for JTAG pin in 4. List of Pin Functions. <br> Added the Baud rate spec in 12.4.9 CSIO/UART Timing. |
| *C | 5883538 | HUAL | 09/14/2017 | Modified Part number as below due to Fab transfer <br> MB9AF132LBPMC-G-SNE2 => MB9AF132LBPMC-G-UNE2 |

MB9A130LB Series

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$ Microcontrollers
cypress.com/arm
Automotive
Clocks \& Buffers
Interface
Internet of Things
Memory
Microcontrollers
PSoC
Power Management ICs
Touch Sensing
USB Controllers
Wireless/RF
cypress.com/automotive
cypress.com/clocks
cypress.com/interface
cypress.com/iot
cypress.com/memory
cypress.com/mcu
cypress.com/psoc
cypress.com/pmic
cypress.com/touch
cypress.com/usb
cypress.com/wireless

## PSoC ${ }^{\circledR}$ Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

## Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs |
Training | Components
Technical Support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.
All other trademarks or registered trademarks referenced herein are the property of their respective owners.

[^1]
[^0]:    *: External interrupt is set to detecting fall edge.

[^1]:    © Cypress Semiconductor Corporation, 2014-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document,
     worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.
     OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support
    
     can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

    Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

