

---

**PART NUMBER****74177N-ROCV**

---

**Rochester Electronics****Manufactured Components**

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

**Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level

**Qualified Suppliers List of Distributors (QSLD)**

- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

---

*The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.*

## DM54176/DM74176, DM54177/DM74177 Presetable Decade and Binary Counters

### General Description

These high-speed counters consist of four d-c coupled, master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (176) or a divide-by-two and a divide-by-eight counter (177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which, when taken low, sets all outputs low regardless of the state of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

(Continued)

### Features


- Performs BCD, bi-quinary, or binary counting
- Fully programmable
- Fully independent clear input
- Output  $Q_A$  maintains full fan-out capability in addition to driving clock-2 input
- Typical count frequency
  - Clock 1 50 MHz
  - Clock 2 25 MHz
- Typical power dissipation 150 mW

### Absolute Maximum Ratings (Note 1)

Supply Voltage	7V
Input Voltage	5.5V
Storage Temperature Range	- 65°C to 150°C

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### Connection Diagram



**Note:** Low input to clear sets  $Q_A$ ,  $Q_B$ ,  $Q_C$  and  $Q_D$  low.

54176 (J)  
54177 (J)

74176 (N)  
74177 (N)

## General Description (Continued)

### TYPICAL COUNT CONFIGURATIONS 176

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

1. When used as a BCD decade counter, the clock-2 input must be externally connected to the Q<sub>A</sub> output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table.
2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the Q<sub>D</sub> output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output Q<sub>A</sub> in accordance with the binary function table.
3. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the Q<sub>B</sub>, Q<sub>C</sub>,

and Q<sub>D</sub> outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

### 177

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore the counter may be operated in two independent modes:

1. When used as a high-speed 4-bit ripple-through counter, output Q<sub>A</sub> must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub> and Q<sub>D</sub> outputs as shown in the function table.
2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the Q<sub>B</sub>, Q<sub>C</sub>, and Q<sub>D</sub> outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.

## Function Tables

176  
Decade (BCD)  
(See Note A)

Count	Output			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

176  
(See Note B)

Count	Output			
	Q <sub>A</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

177  
(See Note A)

Count	Output			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

H = High Level, L = Low Level

**Note A:** Output Q<sub>A</sub> connected to clock-2 input.

**Note B:** Output Q<sub>D</sub> connected to clock-1 input.

## Recommended Operating Conditions

Sym	Parameter	DM54176			DM74176			Units
		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage	2			2			V
V <sub>IL</sub>	Low Level Input Voltage			0.8			0.8	V
I <sub>OH</sub>	High Level Output Current			-0.8			-0.8	mA
I <sub>OL</sub>	Low Level Output Current			16			16	mA
f <sub>CLK</sub>	Clock Frequency (Clock 1)	0		35	0		35	MHz
t <sub>W</sub>	Pulse Width	Clock 1	14		14			ns
		Clock 2	28		28			
		Clear	25		25			
		Load	20		20			
t <sub>SU</sub>	Setup Time	Data High	15		15		ns	
		Data Low	20		20			
t <sub>H</sub>	Data Hold Time	20			20		ns	
t <sub>EN</sub>	Count Enable Time (Note 1)	25			25		ns	
T <sub>A</sub>	Free Air Operating Temperature	-55		125	0		70	°C

**Note 1:** Count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which the count/load and clear inputs must both be high to ensure counting.

**'176 Electrical Characteristics**

over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
$V_I$	Input Clamp Voltage	$V_{CC} = \text{Min}, I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High Level Output Voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}$ $V_{IL} = \text{Max}, V_{IH} = \text{Min}$	2.4	3.4		V
$V_{OL}$	Low Level Output Voltage	$V_{CC} = \text{Min}, I_{OL} = \text{Max}$ $V_{IH} = \text{Min}, V_{IL} = \text{Max}$ (Note 4)		0.2	0.4	V
$I_I$	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High Level Input Current	$V_{CC} = \text{Max}$ $V_I = 2.4 \text{ V}$	Count/Load		40	$\mu\text{A}$
			Data		40	
			Clear		80	
			Clock 1		80	
			Clock 2		120	
$I_{IL}$	Low Level Input Current	$V_{CC} = \text{Max}$ $V_I = 0.4 \text{ V}$	Count/Load		-1.6	mA
			Data		-1.6	
			Clear		-3.2	
			Clock 1		-4.8	
			Clock 2		-4.8	
$I_{OS}$	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 2)	DM54	-20	-57	mA
			DM74	-18	-57	
$I_{CC}$	Supply Current	$V_{CC} = \text{Max}$ (Note 3)		30	48	mA

**Note 1:** All typicals are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .**Note 2:** Not more than one output should be shorted at a time.**Note 3:**  $I_{CC}$  is measured with all inputs grounded and all outputs open.**Note 4:**  $I_{OH}$  outputs are tested at  $I_{OL} = \text{Max}$  plus the limit value of  $I_{IL}$  for the Clock 2 input. This permits driving the Clock 2 input while maintaining full fan-out capability.

**\*176 Switching Characteristics** at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$   
 (See Section 1 for Test Waveforms and Output Load)

DM54176/DM74176, DM54177/DM74177

Parameter	From (Input) To (Output)	$R_L = 400\Omega$ $C_L = 15\text{ pF}$			Units
		Min	Typ	Max	
$f_{MAX}$ Maximum Clock Frequency	Clock 1 to $Q_A$	35	50		MHz
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Clock 1 to $Q_A$		9	13	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clock 1 to $Q_A$		11	17	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Clock 2 to $Q_B$		12	18	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clock 2 to $Q_B$		14	21	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Clock 2 to $Q_C$		27	41	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clock 2 to $Q_C$		34	51	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Clock 2 to $Q_D$		13	20	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clock 2 to $Q_D$		17	26	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Data to Output		19	29	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Data to Output		31	46	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Load to Any Q		29	43	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Load to Any Q		32	48	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clear to Any Q		32	48	ns

6

## Recommended Operating Conditions

Sym	Parameter		DM54177			DM74177			Units
			Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage		2			2			V
V <sub>IL</sub>	Low Level Input Voltage				0.8			0.8	V
I <sub>OH</sub>	High Level Output Current				-0.8			-0.8	mA
I <sub>OL</sub>	Low Level Output Current				16			16	mA
f <sub>CLK</sub>	Clock Frequency (Clock 1)		0		35	0		35	MHz
t <sub>w</sub>	Pulse Width	Clock 1	14			14			ns
		Clock 2	28			28			
		Clear	25			25			
		Load	20			20			
t <sub>SU</sub>	Setup Time	Data High	15			15			ns
		Data Low	20			20			
t <sub>H</sub>	Hold Time		20			20			ns
t <sub>EN</sub>	Count Enable Time (Note 1)		25			25			ns
T <sub>A</sub>	Free Air Operating Temperature		-55		125	0		70	°C

**Note 1:** Count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which the count/load and clear inputs must both be high to ensure counting.

### '177 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = - 12 mA			- 1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	2.4	3.4		V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max V <sub>IH</sub> = Min, V <sub>IL</sub> = Max (Note 4)		0.2	0.4	V
I <sub>I</sub>	Input Current@Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max V <sub>I</sub> = 2.4V	Count/Load		40	μA
			Data		40	
			Clear		80	
			Clock 1		80	
			Clock 2		80	
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max V <sub>I</sub> = 0.4V	Count/Load		- 1.6	mA
			Data		- 1.6	
			Clear		- 3.2	
			Clock 1		- 4.8	
			Clock 2		- 3.2	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	DM54	- 20	- 57	mA
			DM74	- 18	- 57	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 3)		30	48	mA

**Note 1:** All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

**Note 2:** Not more than one output should be shorted at a time.

**Note 3:** I<sub>CC</sub> is measured with all inputs grounded and all outputs open.

**Note 4:** Q<sub>A</sub> outputs are tested at I<sub>OL</sub> = Max plus the limit value of I<sub>IL</sub> for the Clock 2 input. This permits driving the Clock 2 input while maintaining full fan-out capability.




**'177 Switching Characteristics** at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$ 

(See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input) To (Output)	$R_L = 400\Omega$ $C_L = 15\text{ pF}$			Units
		Min	Typ	Max	
$f_{MAX}$ Maximum Clock Frequency	Clock 1 to $Q_A$	35	50		MHz
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Clock 1 to $Q_A$		9	13	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clock 1 to $Q_A$		11	17	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Clock 2 to $Q_B$		12	18	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clock 2 to $Q_B$		14	21	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Clock 2 to $Q_C$		27	41	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clock 2 to $Q_C$		34	51	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Clock 2 to $Q_D$		44	66	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clock 2 to $Q_D$		50	75	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Data to Output		19	29	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Data to Output		31	46	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Load to Any Q		29	43	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Load to Any Q		32	48	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clear to Any Q		32	48	ns


# Logic Diagrams

'176



TL/F/6558-2

'177



TL/F/6558-3