- Three-State, 4 Bit. Cascadable, Parallel-In, Parallel-Out Registers
- 'LS395A Offers Three Times the Sink-Current Capability of 'LS395
- Low Power Dissipation . . . 75 mW Typical (Enabled)
- Applications: N-Bit Serial-To-Parallel Converter N-Bit Parallel-To-Serial Converter N-Bit Storage Register


description

These 4-bit registers feature parallel inputs, parallel outputs, and clock (CLK), serial (SER), load shift (LD/ \overline{SH}), output control (\overline{OC}) and direct overriding clear (\overline{CLR}) inputs.

Shifting is accomplished when the load/shift control is low. Parallel loading is accomplished by applying the four bits of data and taking the load/shift control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited.

When the output control is low, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at the output control input. The outputs then present a high impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected. During the high-impedance mode, the output at $\Omega p'$ is still available for cascading.

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to spacifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SDLS172 OCTOBER 1976 - REVISED MARCH 1988


SN54LS395A . . . J OR W PACKAGE SN74LS395A . . . D OR N PACKAGE



SN54LS395A . . . FK PACKAGE (TOP VIEW)




NC - No internal connection



Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs





FUNCTION TABLE

	3-51	ATE	CASCADE									
CLR	LD/SH	CLK	SER	PA	RA	LL	EL		~	~	~	OUTPUT
	LUISH	LLK	JEH	A	8	С	D	۵A	αB	αc	٥D	α _D ′
L	×	×	×	X	х	х	х	L	L	Ļ	L	L
н	н	н	х	X	х	х	х	a _{A0}	0 _{B0}	Q_{CO}	Q _{D0}	Q _{D0}
н	н	l	х			с		а	ь	c	d	d
н	L	н	х	X	х	х	х	QA0	080	aco	a _{D0}	OD0
н	L	Ļ	н				x		Q _{An}			a _{Cn}
н [L	+ +	L	x	х	х	X	L	a _{An}			a _{Cn}
When the output control is high, the 3-state outputs are disabled to the high-impedance state; sowever, sequential operation of the registers and the output at Qn' are not affected.												

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)													71
Input voltage													
Operating free-air temperature range	: SN541	L\$395A			 •					-			55°C to 125°(
													0°C to 70°C
Storage temperature range	• • •	• • •	• •	·		•••	• •	-	 •	•	 •	•	–65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54LS395A			SN			
		MIN	NOM	мах	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	v
High-level output current, IOH	Q _A , Q _B , Q _C , Q _D			-1			-2.6	mA
	OD.			-400			-400	μA
Low-level output current, IO	QA, QB, QC, QD			12			24	mA
	QD,			4			8	mA
Clock frequency, fclock		0		30	0		30	MHz
Width of clock pulse, tw{clock)		16			16			ns
Setup time, high-level or low-level data, t _{su}	LD/SH	40			40	-		
	All other inputs	20			20			ns
Hold time, high-level or low-level data, th		10			10			ns
Operating free-air temperature, TA		-55		125	0		70	°C

					SI	V54LS39	95A	SI			
	PARAMETER	165		MIN	TYP‡	MAX	MIN	TYP‡	MAX		
νін	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0,8	V
VIK	Input clamp voltage	$V_{CC} = MIN,$	lj = -18 mA				-1.5			-1.5	V
∨он	High-level output voltage	V _{CC} = MIN,	VIH = 2 V,	Q _A , Q _B , Q _C , Q _D	2.4	3.4		2.4	3.1		v
		ViL≂ViL max,	IOH = MAX	0 ₀ ′	2.5	3.4		2.7	3.4		V
VOL		V _{CC} = MIN,	Q _A , Q _B ,	10L = 12 mA		0.25	0.4		0.25	0.4	V
	Low-level ou tout voltage	VIL = VIL max,	a _C , a _D	I _{OL} = 24 mA					0.35	0.5	
		V _{1H} = 2 V	Q _{D'}	IOL = 4 mA		0.25	0.4		0.25	0.4	V
		VIH - 2 V		10L = 8 mA			_		0.35	0.5	L. L
1	Off-state output current,	V _{CC} = MAX,	ViH = 2 V,	Q _A , Q _B ,			20			20	μА
^I OZH	high-level voltage applied	V _O = 2.7 V		a _c , a _D				_			
logu	Off-state output current,	V _{CC} = MAX,	V _{IH} = 2 V,	Q _A , Q _B ,			-20			-20	μA
IOZL	low-level voltage applied	Vo=0.4 V		0 _C , 0 _D							
Ц	Input current at maximum input voltage	V _{CC} = MAX,	V = 7 V				0.1			0.1	mΑ
ĥн	High-level input current	V _{CC} ≖MAX,	VI = 2.7 V				20			20	μA
<u>4</u> г	Low-level input current	V _{CC} = MAX,	VI = 0.4 V				-0.4			-0.4	mA
IOS	Short-circuit output current§	V _{CC} ≈ MAX		0 _A , 0 _B , 0 _C , 0 _D	-30		-130	-30		-130	mA
		l		QD'	-20		-100	-20		-100	mA
	C			Condition A		22	34		22	34	
1CC	Supply current	VCC = MAX,	See Note 2	Condition B	r . –	21	31		21	31	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured with the outputs open, the serial input and mode control at 4.5 V, and the data inputs grounded under the following conditions:

A. Output control at 4.5 V and a momentary 3 V, then ground, applied to clock input.

B. Output control and clock input grounded.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

[PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
f _{max}	Maximum clock frequency	See Note 3.	30	45		MHz
tPHL	Propagation delay time, high-to-low-level output from clear	\Box_A, Q_B, Q_C, Q_D outputs:		22	35	ns
tPLH	Propagation delay time, low-to-high-level output	$ R_1 = 667 \Omega, C_1 = 45 pF$		15	30	ns
^t PHL	Propagation delay time, high-to-low-level output			20	30	ns
†PZH	Output enable time to high level	— Ri≈2 kΩ,Ci = 15 pF		15	25	ns
tPZL	Output enable time to low level			17	25	ns
^t PHZ	Output disable time from high level	C _L = 5 pF,		11	17	ns
^t PLZ	Output disable time from low level	See Note 3		12	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)				aty	(2)		(3)		(4)	
JM38510/30607B2A	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI	-55 to 125		
JM38510/30607BEA	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	-55 to 125		
JM38510/30607BEA	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	-55 to 125		
SN54LS395AJ	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	-55 to 125		
SN54LS395AJ	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	-55 to 125		
SN74LS395AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70		
SN74LS395AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70		
SN74LS395ADR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70		
SN74LS395ADR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70		
SN74LS395AN	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SN74LS395AN	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SNJ54LS395AFK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI	-55 to 125		
SNJ54LS395AFK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI	-55 to 125		
SNJ54LS395AJ	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	-55 to 125		
SNJ54LS395AJ	OBSOLETE	E CDIP	J	16		TBD	Call TI	Call TI	-55 to 125		
SNJ54LS395AW	OBSOLETE	E CFP	W	16		TBD	Call TI	Call TI	-55 to 125		
SNJ54LS395AW	OBSOLETE	E CFP	W	16		TBD	Call TI	Call TI	-55 to 125		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



www.ti.com

11-Apr-2013

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS395A, SN74LS395A :

• Catalog: SN74LS395A

• Military: SN54LS395A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP2-F16



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated