

THIS SPEC IS OBSOLETE

Spec No: 38-07450

CY24204 MEDIACLOCK(TM) DTV, STB CLOCK GENERATOR Spec Title:

Sunset Owner: Radha Raghuraman (radh)

Replaced By: None



MediaClock™ DTV, STB Clock Generator


Features

- Integrated phase-locked loop (PLL)
- Low jitter, high-accuracy outputs
- VCXO with Analog Adjust
- 3.3V operation

Benefits

- Internal PLL with up to 400-MHz internal operation
- Meets critical timing requirements in complex system designs
- Large ±150-ppm range, better linearity
- Enables application compatibility

Part Number	Outputs	Input Frequency	Output Frequency Range
CY24204-3	4		Two copies of 27-MHz reference clock output, two copies of 27/27.027/74.250/74.17582418 MHz (frequency selectable)





Pin Configuration

Figure 1. CY24204-3 16-Pin TSSOP




Table 1. Pin Definition

Name	Pin Number	Description
XIN	1	Reference Crystal Input.
V _{DD}	2	Voltage Supply.
AV_{DD}	3	Analog Voltage Supply.
VCXO	4	Input Analog Control for VCXO.
AV _{SS}	5	Analog Ground.
V _{SSL}	6	CLK Ground.
REFCLK2	7	Reference Clock Output.
REFCLK1	8	Reference Clock Output.
CLK1	9	27/2 <mark>7.0</mark> 27/74.250/74.17582418-MHz Clock Output (Frequency Selectable).
FS0	10	Frequency Select 0, Weak Internal Pull up.
V _{DDL}	11	CLK Voltage Supply.
CLK2	12	27/27.027/74.250/74.17582418-MHz Clock Output (Frequency Selectable).
V _{SS}	13	Ground.
FS1	14	Frequency Select 1, Weak Internal Pull up.
OE	15	Output Enable, Weak Internal Pull up.
XOUT	16	Reference Crystal Output.

Frequency Select Options

OE	FS1	FS0	CLK1/CLK2 ^[1]	REFCLK 1/2	Unit
0	0	0	off	27	MHz
0	0	1	off	27	MHz
0	1	0	off	27	MHz
0	1	1	off	27	MHz
1	0	0	27	27	MHz
1	0	1	27.027	27	MHz
1	1	0	74.250	27	MHz
1	1	1	74.17582418	27	MHz

Note

^{1. &}quot;off" = output is driven HIGH.



Maximum Ratings

Junction Temperature	40°C to +125°C
Data Retention at Tj=125°C	> 10 years
Package Power Dissipation	350 mW
ESD (Human Body Model) MIL-STD-883	2000V

Pullable Crystal Specifications

Parameter	Description	Comments	Min	Тур.	Max	Unit
F _{NOM}	Nominal crystal frequency	Parallel resonance, fundamental mode, AT cut	_	27.0	_	MHz
C _{LNOM}	Nominal load capacitance		_	14	_	pF
R ₁	Equivalent series resistance (ESR)	Fundamental mode	_		25	Ω
R ₃ /R ₁	Ratio of third overtone mode ESR to fundamental mode ESR	Ratio used because typical R ₁ values are much less than the maximum spec	3	_	_	
DL	Crystal drive level	No external series resistor assumed	_	0.5	2	mW
F _{3SEPHI}	Third overtone separation from 3*F _{NOM}	High side	300	_	_	ppm
F _{3SEPLO}	Third overtone separation from 3*F _{NOM}	Low side	_	-	-150	ppm
C ₀	Crystal shunt capacitance		_	_	7	pF
C ₀ /C ₁	Ratio of shunt to motional capacitance		180	_	250	
C ₁	Crystal motional capacitance		14.4	18	21.6	fF

Recommended Operating Conditions

Parameter	Description	Min	Тур.	Max	Unit
V _{DD} /AV _{DDL} /V _{DDL}	Operating Voltage	3.135	3.3	3.465	V
T _A	Ambient Temperature	0	A -	70	°C
C _{LOAD}	Max. Load Capacitance	-	-	15	pF
t _{PU}	Power up time for all V_{DD} s to reach minimum specified voltage (power ramps must be monotonic)	0.05		500	ms

DC Electrical Specifications

Parameter ^[2]	Name	Description	Min	Тур.	Max	Unit
I _{OH}	Output High Current for -3,	$V_{OH} = V_{DD} - 0.5, V_{DD}/V_{DDL} = 3.3V$	12	24	-	mA
I _{OL}	Output Low Current for -3,	$V_{OL} = 0.5, V_{DD}/V_{DDL} = 3.3V$	12	24	-	mA
V _{IH}	Input High Voltage	CMOS levels, 70% of V _{DD}		-	7	V_{DD}
V _{IL}	Input Low Voltage	CMOS levels, 30% of V _{DD}	-	-	0.3	V_{DD}
I _{VDD}	Supply Current	AV _{DD} /V _{DD} Current	-	-	25	mA
I_{VDDL}	Supply Current	V _{DDL} Current (V _{DDL} = 3.47V)	-	7	20	mA
C _{IN}	Input Capacitance		_	_	7	pF
$f_{\Delta XO}$	V _{CXO} pullability range	Nominal pullability for -3	±150	-	_	ppm
V _{VCXO}	V _{CXO} input range		0	-	V_{DD}	V
R _{UP}	Pull up resistor on inputs	$V_{DD} = 3.14$ to 3.47V, measured at $V_{IN} = 0V$	1	100	150	kΩ

Note

2. Not 100% tested.


Document #: 38-07450 Rev. *F



AC Electrical Specifications

Parameter ^[2]	Name	Description	Min	Тур.	Max	Unit
DC	Output Duty Cycle	Duty Cycle is defined in Figure 3; t1/t2, 50% of V_{DD}	45	50	55	%
ER	Rising Edge Rate for -3	Output Clock Edge Rate, Measured from 20% to 80% of V _{DD} , C _{LOAD} = 15 pF See Figure 4.	0.8	1.4	_	V/ns
EF	Falling Edge Rate for -3	Output Clock Edge Rate, Measured from 80% to 20% of V _{DD} , C _{LOAD} = 15 pF See Figure 4.	0.8	1.4	_	V/ns
t ₉	Clock Jitter	CLK1, CLK2 Peak-Peak period jitter	_	120	_	ps
t ₁₀	PLL Lock Time		_	_	3	ms

Figure 2. Test and Measurement Setup



Voltage and Timing Definitions

Figure 3. Duty Cycle Definition





Figure 4. ER = $(0.6 \text{ x V}_{DD})/t3$, EF = $(0.6 \text{ x V}_{DD})/t4$






Ordering Information

Ordering Code	Package Name	Package Type	Operating Range	Operating Voltage
Pb-Free				
CY24204KZXC-3	ZZ16	16-Pin TSSOP	Commercial	3.3V
CY24204KZXC-3T	ZZ16	16-Pin TSSOP-Tape and Reel	Commercial	3.3V

Package Drawing

Figure 5. 16-Pin TSSOP 4.40mm Body 16.173



51-85091-*B



Document History Page

	ocument Title: CY24204 MediaClock™ DTV, STB Clock Generator ocument Number: 38-07450								
Rev.	ECN No.	Submission Date	1 Description of Change						
**	123842	04/10/03	CKN	New Data Sheet					
*A	128775	09/0803	IJA	Added -4 and -5 parts					
*B	214080	See ECN	RGL	Added -6 part					
*C	310573	See ECN	RGL	Removed -1,-2 and -6 parts Added Lead-free devices for -3, -4, and -5 parts					
*D	2440886	See ECN	KVM/AESA	Updated template. Added Note "Not recommended for new designs." Added part number CY24204KZXC-3, and CY24204KZXC-3T in ordering information table. Removed non-Pb-free part numbers (those beginning CY24204ZC). Replaced "Lead-free" with "Pb-Free".					
*E	2899683	CXQ	03/26/10	Removed inactive parts from the ordering information table Removed reference to -4 and -5 parts Updated package diagram					
*F	3052970	CXQ	10/08/10	Parts are obsolete. Obsolete document.					

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc
cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc

Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC Solutions
psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2003-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-07450 Rev. *F

Revised October 8, 2010

Page 6 of 6

MediaClock is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.