# DALLAS JUXI

## DS1245W 3.3V 1024k Nonvolatile SRAM

#### www.maxim-ic.com


#### **FEATURES**

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Replaces 128k x 8 volatile static RAM, EEPROM or Flash memory
- Unlimited write cycles
- Low-power CMOS
- Read and write access times as fast as 100ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Optional industrial temperature range of -40°C to +85°C, designated IND
- JEDEC standard 32-pin DIP package
- PowerCap Module (PCM) package
  - Directly surface-mountable module
  - Replaceable snap-on PowerCap provides lithium backup battery
  - Standardized pinout for all nonvolatile SRAM products
  - Detachment feature on PowerCap allows easy removal using a regular screwdriver

#### **PIN ASSIGNMENT**

NC	1	32	V <sub>cc</sub>
A16	2	31	A15
A14	3	30	NC
A12	4	29	WE
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	<u>A11</u>
A3	9	24	OE
A2	10	23	<u>A10</u>
A1	11	22	CE
A0	12	21	DQ7
DQ0	13	20	DQ6
DQ1	14	19	DQ5
DQ2	15	18	DQ4
GND	16	17	DQ3

32-PIN Encapsulated Package 740-Mil Extended



34-Pin PowerCap Module (PCM) (Uses DS9034PC PowerCap)

#### **PIN DESCRIPTION**

A0 - A16	- Address Inputs
DQ0 - DQ7	- Data In/Data Out
CE	- Chip Enable
WE	- Write Enable
ŌĒ	- Output Enable
V <sub>CC</sub>	- Power (+3.3V)
GND	- Ground
NC	- No Connect
10	1

#### DESCRIPTION

The DS1245W 3.3V 1024k Nonvolatile SRAM is a 1,048,576-bit, fully static, nonvolatile SRAM organized as 131,072 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors  $V_{CC}$  for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. DIP-package DS1245W devices can be used in place of existing 128k x 8 static RAMs directly conforming to the popular bytewide 32-pin DIP standard. DS1245W devices in the PowerCap Module package are directly surface mountable and are normally paired with a DS9034PC PowerCap to form a complete Nonvolatile SRAM module. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.

#### **READ MODE**

The DS1245W executes a read cycle whenever  $\overline{WE}$  (Write Enable) is inactive (high) and  $\overline{CE}$  (Chip Enable) and  $\overline{OE}$  (Output Enable) are active (low). The unique address specified by the 17 address inputs (A<sub>0</sub> - A<sub>16</sub>) defines which of the 131,072 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t<sub>ACC</sub> (Access Time) after the last address input signal is stable, providing that  $\overline{CE}$  and  $\overline{OE}$  (Output Enable) access times are also satisfied. If  $\overline{OE}$  and  $\overline{CE}$  access times are not satisfied, then data access must be measured from the later occurring signal ( $\overline{CE}$  or  $\overline{OE}$ ) and the limiting parameter is either t<sub>CO</sub> for  $\overline{CE}$  or t<sub>OE</sub> for  $\overline{OE}$  rather than address access.

#### WRITE MODE

The DS1245W executes a write cycle whenever the  $\overline{WE}$  and  $\overline{CE}$  signals are active (low) after address inputs are stable. The later occurring falling edge of  $\overline{CE}$  or  $\overline{WE}$  will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of  $\overline{CE}$  or  $\overline{WE}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{WE}$  must return to the high state for a minimum recovery time (t<sub>WR</sub>) before another cycle can be initiated. The  $\overline{OE}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled ( $\overline{CE}$  and  $\overline{OE}$  active) then  $\overline{WE}$ will disable the outputs in t<sub>ODW</sub> from its falling edge.

#### DATA RETENTION MODE

The DS1245W provides full functional capability for  $V_{CC}$  greater than 3.0 volts and write protects by 2.8 volts. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The nonvolatile static RAMs constantly monitor  $V_{CC}$ . Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become high impedance. As  $V_{CC}$  falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when  $V_{CC}$  rises above approximately 2.5 volts, the power switching circuit connects the lithium energy source. Normal RAM operation can resume after  $V_{CC}$  exceeds 3.0 volts.

#### FRESHNESS SEAL

Each DS1245W device is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When  $V_{CC}$  is first applied at a level greater than 3.0 volts, the lithium energy source is enabled for battery back-up operation.

#### PACKAGES

The DS1245W is available in two packages: 32-pin DIP and 34-pin PowerCap Module (PCM). The 32-pin DIP integrates a lithium battery, an SRAM memory and a nonvolatile control function into a single package with a JEDEC-standard 600-mil DIP pinout. The 34-pin PowerCap Module integrates SRAM

memory and nonvolatile control into a module base along with contacts for connection to the lithium battery in the DS9034PC PowerCap. The PowerCap Module package design allows a DS1245W PCM device to be surface mounted without subjecting its lithium backup battery to destructive high-temperature reflow soldering. After a DS1245W module base is reflow soldered, a DS9034PC PowerCap is snapped on top of the base to form a complete Nonvolatile SRAM module. The DS9034PC is keyed to prevent improper attachment. DS1245W module bases and DS9034PC PowerCaps are ordered separately and shipped in separate containers. See the DS9034PC data sheet for further information.

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground	
Operating Temperature	
Storage Temperature	
Soldering Temperature	
DIP Module	+
Caution: Do Not Reflow	(
PowerCap Module	S

-0.3V to +4.6V 0°C to 70°C, -40°C to +85°C for Ind parts -40°C to +70°C, -40°C to +85°C for Ind parts

+260°C for 10 seconds (Wave or Hand Solder Only) See IPC/JEDEC J-STD-020

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS

(t<sub>A</sub>: See Note 10)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Power Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	V	
Logic 1	V <sub>IH</sub>	2.2		V <sub>CC</sub>	V	
Logic 0	V <sub>IL</sub>	0.0		0.4	V	

DC ELECTRICAL CHARACTERISTICS			(t <sub>A</sub> : See Note 10) ( $V_{CC}$ =3.3V ± 0.3V			
PARAMETER SYMBOL		MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	I <sub>IL</sub>	-1.0		+1.0	μΑ	
I/O Leakage Current $\overline{CE} \ge V_{IH} \le V_{CC}$	I <sub>IO</sub>	-1.0		+1.0	μΑ	
Output Current @ 2.2V	I <sub>OH</sub>	-1.0			mA	
Output Current @ 0.4V	I <sub>OL</sub>	2.0			mA	
Standby Current $\overline{CE} = 2.2V$	I <sub>CCS1</sub>		50	250	μΑ	
Standby Current $\overline{CE} = V_{CC} - 0.2V$	I <sub>CCS2</sub>		30	150	μΑ	
Operating Current	I <sub>CCO1</sub>			50	mA	
Write Protection Voltage	V <sub>TP</sub>	2.8	2.9	3.0	V	

#### CAPACITANCE


(t<sub>A</sub>=25°C)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>		5	10	pF	
Input/Output Capacitance	C <sub>I/O</sub>		5	10	pF	

DS1245W


<b>AC ELECTRICAL CHARACTERISTICS</b> (t <sub>A</sub> : See Note 10) ( $V_{CC}$ =3.3V ± 0.3V)							
	SYMBOL	DS124	DS1245W-100		5W-150	LINUTS	NOTES
PARAMETER		MIN	MAX	MIN	MAX	UNITS	NOTES
Read Cycle Time	t <sub>RC</sub>	100		150		ns	
Access Time	t <sub>ACC</sub>		100		150	ns	
$\overline{\text{OE}}$ to Output Valid	t <sub>OE</sub>		50		70	ns	
TE to Output Valid	t <sub>CO</sub>		100		150	ns	
$\overline{\text{OE}}$ or $\overline{\text{CE}}$ to Output Active	t <sub>COE</sub>	5		5		ns	5
Output High Z from Deselection	t <sub>OD</sub>		35		35	ns	5
Output Hold from Address Change	t <sub>OH</sub>	5		5		ns	
Write Cycle Time	t <sub>WC</sub>	100		150		ns	
Write Pulse Width	t <sub>WP</sub>	75		100		ns	3
Address Setup Time	$t_{AW}$	0		0		ns	
Write Recovery Time	t <sub>WR1</sub> t <sub>WR2</sub>	5 20		5 20		ns	12 13
Output High Z from $\overline{WE}$	t <sub>ODW</sub>		35		35	ns	5
Output Active from $\overline{WE}$	t <sub>OEW</sub>	5		5		ns	5
Data Setup Time	t <sub>DS</sub>	40		60		ns	4
Data Hold Time	t <sub>DH1</sub> t <sub>DH2</sub>	0 20		0 20		ns	12 13

#### **READ CYCLE**




SEE NOTE 1

## WRITE CYCLE 1




SEE NOTES 2, 3, 4, 6, 7, 8 AND 12

#### WRITE CYCLE 2



#### **POWER-DOWN/POWER-UP CONDITION**



POWER-DOWN/POWER-UP TIMING(t <sub>A</sub> : See Note 10)						
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
$V_{CC}$ Fail Detect to $\overline{CE}$ and $\overline{WE}$ Inactive	t <sub>PD</sub>			1.5	μs	11
$V_{CC}$ slew from $V_{TP}$ to $0V$	t <sub>F</sub>	150		15	ms	
$V_{CC}$ slew from 0V to $V_{TP}$	t <sub>R</sub>	150			μs	
$V_{CC}$ Valid to $\overline{CE}$ and $\overline{WE}$ Inactive	t <sub>PU</sub>			2	ms	
V <sub>CC</sub> Valid to End of Write Protection	t <sub>REC</sub>			125	ms	

(t<sub>A</sub>=25°C)

					, i i i i i i i i i i i i i i i i i i i	A = 200
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t <sub>DR</sub>	10			years	9

#### WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

#### NOTES:

- 1.  $\overline{\text{WE}}$  is high for a Read Cycle.
- 2.  $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during write cycle, the output buffers remain in a high impedance state.
- 3.  $t_{WP}$  is specified as the logical AND of  $\overline{CE}$  and  $\overline{WE}$ .  $t_{WP}$  is measured from the latter of  $\overline{CE}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- 4.  $t_{DH}$ ,  $t_{DS}$  are measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the  $\overline{CE}$  low transition occurs simultaneously with or latter than the  $\overline{WE}$  low transition, the output buffers remain in a high impedance state during this period.
- 7. If the  $\overline{CE}$  high transition occurs prior to or simultaneously with the  $\overline{WE}$  high transition, the output buffers remain in high impedance state during this period.
- 8. If  $\overline{WE}$  is low or the  $\overline{WE}$  low transition occurs prior to or simultaneously with the  $\overline{CE}$  low transition, the output buffers remain in a high impedance state during this period.
- 9. Each DS1245W has a built-in switch that disconnects the lithium source until  $V_{CC}$  is first applied by the user. The expected  $t_{DR}$  is defined as accumulative time in the absence of  $V_{CC}$  starting from the time power is first applied by the user.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- 11. In a power-down condition the voltage on any pin may not exceed the voltage on  $V_{CC}$ .
- 12.  $t_{WR1}$  and  $t_{DH1}$  are measured from  $\overline{WE}$  going high.
- 13.  $t_{WR2}$  and  $t_{DH2}$  are measured from  $\overline{CE}$  going high.
- 14. DS1245 modules are recognized by Underwriters Laboratory (U.L.®) under file E99151.

#### **DC TEST CONDITIONS**

Outputs Open Cycle = 200ns for operating current All voltages are referenced to ground

#### AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0 to 2.7V Timing Measurement Reference Levels Input: 1.5V Output: 1.5V Input pulse Rise and Fall Times: 5ns

#### **ORDERING INFORMATION**

Part Number	Temperature Range	Supply Tolerance	Pin/Package	Speed Grade
DS1245W-100	$0^{\circ}$ C to $+70^{\circ}$ C	$3.3V \pm 0.3V$	32 / 740 EMOD	100ns
DS1245W-100+	$0^{\circ}$ C to $+70^{\circ}$ C	$3.3V \pm 0.3V$	32 / 740 EMOD	100ns
DS1245WP-100	$0^{\circ}$ C to $+70^{\circ}$ C	$3.3V \pm 0.3V$	34 / PowerCap*	100ns
DS1245WP-100+	$0^{\circ}$ C to $+70^{\circ}$ C	$3.3V \pm 0.3V$	34 / PowerCap*	100ns
DS1245W-100IND	-40°C to +85°C	$3.3V \pm 0.3V$	32 / 740 EMOD	100ns
DS1245W-100IND+	-40°C to +85°C	$3.3V \pm 0.3V$	32 / 740 EMOD	100ns
DS1245WP-100IND	-40°C to +85°C	$3.3V \pm 0.3V$	34 / PowerCap*	100ns
DS1245WP-100IND+	-40°C to +85°C	$3.3V \pm 0.3V$	34 / PowerCap*	100ns
DS1245W-150	$0^{\circ}$ C to $+70^{\circ}$ C	$3.3V \pm 0.3V$	32 / 740 EMOD	150ns
DS1245W-150+	$0^{\circ}$ C to $+70^{\circ}$ C	$3.3V \pm 0.3V$	32 / 740 EMOD	150ns
DS1245WP-150	$0^{\circ}$ C to $+70^{\circ}$ C	$3.3V \pm 0.3V$	34 / PowerCap*	150ns
DS1245WP-150+	$0^{\circ}$ C to $+70^{\circ}$ C	$3.3V \pm 0.3V$	34 / PowerCap*	150ns

+ Denotes lead-free/RoHS-compliant product.


\* DS9034PC or DS9034PCI (PowerCap) required. Must be ordered separately.

#### PACKAGE INFORMATION

(For the latest package outline information, go to <u>http://www.maxim-ic.com/DallasPackInfo</u>.)

PACKAGE TYPE	DOCUMENT NO.
32 DIP	<u>56-G0002-001</u>


# DS1245W NONVOLATILE SRAM, 34-PIN POWERCAP MODULE




C٦

T

PKG	INCHES					
DIM	MIN	NOM	MAX			
Α	0.920	0.925	0.930			
В	0.980	0.985	0.990			
С	-	-	0.080			
D	0.052	0.055	0.058			
Е	0.048	0.050	0.052			
F	0.015	0.020	0.025			
G	0.020	0.025	0.030			



BOTTOM VIEW: REFERENCE ONLY



MAX

0.930

0.965

0.250

0.058

0.052

0.025

0.030

INCHES

NOM

0.925

0.960

0.245

0.055

0.050

0.020

0.025

PKG DIM

> A B

> С

D

Е

F

G

MIN

0.920

0.955

0.240


0.052

0.048

0.015

0.020

# DS1245W NONVOLATILE SRAM, 34-PIN POWERCAP MODULE WITH POWERCAP



#### ASSEMBLY AND USE

#### Reflow soldering

Dallas Semiconductor recommends that PowerCap Module bases experience one pass through solder reflow oriented label-side up (live-bug).

#### Hand soldering and touch-up


Do not touch soldering iron to leads for more than 3 seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove part, apply flux, heat pad until solder reflows, and use a solder wick.

#### LPM replacement in a socket

To replace a Low Profile Module in a 68-pin PLCC socket, attach a DS9034PC PowerCap to a module base then insert the complete module into the socket one row of leads at a time, pushing only on the corners of the cap. Never apply force to the center of the device. To remove from a socket, use a PLCC


extraction tool and ensure that it does not hit or damage any of the module IC components. Do not use any other tool for extraction.

### **RECOMMENDED POWERCAP MODULE LAND PATTERN**



PKG DIM	INCHES		
	MIN	NOM	MAX
Α	-	1.050	-
В	-	0.826	-
С	-	0.050	-
D	-	0.030	-
Е	-	0.112	-

#### **RECOMMENDED POWERCAP MODULE SOLDER STENCIL**



PKG DIM	INCHES		
	MIN	NOM	MAX
Α	-	1.050	-
В	-	0.890	-
С	-	0.050	-
D	-	0.030	-
ш	-	0.080	-

# REVISION HISTORYREVISION<br/>DATEDESCRIPTIONPAGES CHANGED121907Added package information table.8121907Removed the DIP module package drawing and<br/>dimension table.8