


FEATURES

Low Offset Voltage: 200 μ V max
High Current Gain: 400 min
Excellent Current Gain Match: 2% max
Low Noise Voltage at 100 Hz, 1 mA: 2.5 nV/ $\sqrt{\text{Hz}}$ max
Excellent Log Conformance: $rBE = 0.6 \Omega$ max
Matching Guaranteed for All Transistors
Available in Die Form

PIN CONNECTIONS

14-Lead Cerdip (Y Suffix)
14-Lead Plastic DIP (P Suffix)
14-Lead SO (S Suffix)


PRODUCT DESCRIPTION

The MAT04 is a quad monolithic NPN transistor that offers excellent parametric matching for precision amplifier and nonlinear circuit applications. Performance characteristics of the MAT04 include high gain (400 min/min) over a wide range of collector current, low noise (2.5 nV/ $\sqrt{\text{Hz}}$ max/min at 100 Hz, $I_C = 1 \text{ mA}$) and excellent logarithmic conformance. The MAT04 also features a low offset voltage of 200 μ V and tight current gain matching, to within 2%. Each transistor of the MAT04 is individually tested to data sheet specifications. For matching parameters (offset voltage, input offset current, and gain match), each of the dual transistor combinations are

verified to meet stated limits. Device performance is guaranteed at 25°C and over the industrial and military temperature ranges.

The long-term stability of matching parameters is guaranteed by the protection diodes across the base-emitter junction of each transistor. These diodes prevent degradation of beta and matching characteristics due to reverse bias base-emitter current.

The superior logarithmic conformance and accurate matching characteristics of the MAT04 makes it an excellent choice for use in log and antilog circuits. The MAT04 is an ideal choice in

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 617/329-4700 World Wide Web Site: <http://www.analog.com>
 Fax: 617/326-8703 © Analog Devices, Inc., 1997

MAT04—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $T_A = +25^\circ\text{C}$ unless otherwise noted. Each transistor is individually tested. For matching parameters (V_{OS} , I_{OS} , Δh_{FE}) each dual transistor combination is verified to meet stated limits. All tests made at endpoints unless otherwise noted.)

Parameter	Symbol	Conditions	MAT04A/E			MAT04F			Units
			Min	Typ	Max	Min	Typ	Max	
Current Gain	h_{FE}	$10 \mu\text{A} \leq I_C \leq 1 \text{ mA}$ $0 \text{ V} \leq V_{CB} \leq 30 \text{ V}^1$	400	800		300	600		
Current Gain Match	Δh_{FE}	$I_C = 100 \mu\text{A}$ $0 \text{ V} \leq V_{CB} \leq 30 \text{ V}^2$		0.5	2		1	4	%
Offset Voltage	V_{OS}	$10 \mu\text{A} \leq I_C \leq 1 \text{ mA}$ $0 \text{ V} \leq V_{CB} \leq 30 \text{ V}^3$		50	200		100	400	μV
Offset Voltage Change vs. Collector Current	$\Delta V_{OS}/\Delta I_C$	$10 \mu\text{A} \leq I_C \leq 1 \text{ mA}$ $V_{CB} = 0 \text{ V}^3$		5	25		10	50	μV
Offset Voltage Change vs. V_{CB}	$\Delta V_{OS}/\Delta V_{CB}$	$10 \mu\text{A} \leq I_C \leq 1 \text{ mA}$ $0 \text{ V} \leq V_{CB} \leq 30 \text{ V}^3$		50	100		100	200	μV
Bulk Emitter Resistance	r_{BE}	$10 \mu\text{A} \leq I_C \leq 1 \text{ mA}$ $V_{CB} = 0 \text{ V}^4$		0.4	0.6		0.4	0.6	Ω
Input Bias Current	I_B	$I_C = 100 \mu\text{A}$ $0 \text{ V} \leq V_{CB} \leq 30 \text{ V}$		125	250		165	330	nA
Input Offset Current	I_{OS}	$I_C = 100 \mu\text{A}; V_{CB} = 0 \text{ V}$	40	0.6	5	40	2	13	nA
Breakdown Voltage	BV_{CEO}	$I_C = 10 \mu\text{A}$							V
Collector Saturation Voltage	$V_{CE(SAT)}$	$I_B = 100 \mu\text{A}; I_C = 1 \text{ mA}$		0.03	0.06		0.03	0.06	V
Collector-Base Leakage Current	I_{CBO}	$V_{CB} = 40 \text{ V}$		5			5		pA
Noise Voltage Density	e_n	$V_{CB} = 0 \text{ V}; f_0 = 10 \text{ Hz}$ $I_C = 1 \text{ mA}; f_0 = 100 \text{ Hz}$ $f_0 = 1 \text{ kHz}^5$		2	3		2	4	$\text{nV } \sqrt{\text{Hz}}$
Gain Bandwidth Product	f_T	$I_C = 1 \text{ mA}; V_{CE} = 10 \text{ V}$		300			300		M Hz
Output Capacitance	C_{OBO}	$V_{CB} = 15 \text{ V}; I_E = 0$ $f = 1 \text{ MHz}$		10			10		pF
Input Capacitance	C_{EBO}	$V_{BE} = 0 \text{ V}; I_C = 0$ $f = 1 \text{ MHz}$		40			40		pF

NOTES

¹Current gain measured at $I_C = 10 \mu\text{A}$, $100 \mu\text{A}$ and 1 mA .

²Current gain match is defined as: $\Delta h_{FE} = \frac{100 (\Delta I_B) (h_{FE} \text{ min})}{I_C}$

³M measured at $I_C = 10 \mu\text{A}$ and guaranteed by design over the specified range of I_C .

⁴Guaranteed by design.

⁵Sample tested.

Specifications subject to change without notice.

ELECTRICAL CHARACTERISTICS (at $-25^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for MAT04E, $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for MAT04F, unless otherwise noted. Each transistor is individually tested. For matching parameters (V_{OS} , I_{OS}) each dual transistor combination is verified to meet stated limits. All tests made at endpoints unless otherwise noted.)

Parameter	Symbol	Conditions	MAT04E			MAT04F			Units
			Min	Typ	Max	Min	Typ	Max	
Current Gain	h_{FE}	$10 \mu\text{A} \leq I_{\text{C}} \leq 1 \text{ mA}$ $0 \text{ V} \leq V_{\text{CB}} \leq 30 \text{ V}^1$	225	625		200	500		
Offset Voltage	V_{OS}	$10 \mu\text{A} \leq I_{\text{C}} \leq 1 \text{ mA}$ $0 \text{ V} \leq V_{\text{CB}} \leq 30 \text{ V}^2$		60	260		120	520	μV
Average Offset Voltage Drift	TCV_{OS}	$I_{\text{C}} = 100 \mu\text{A}$ $V_{\text{CB}} = 0 \text{ V}^3$		0.2	1		0.4	2	$\mu\text{V}/^{\circ}\text{C}$
Input Bias Current	I_{B}	$I_{\text{C}} = 100 \mu\text{A}$ $0 \text{ V} \leq V_{\text{CB}} \leq 30 \text{ V}$		160	445		200	500	nA
Input Offset Current	I_{OS}	$I_{\text{C}} = 100 \mu\text{A}$ $V_{\text{CB}} = 0 \text{ V}$		4	20		8	40	nA
Average Offset Current Drift	TCI_{OS}	$I_{\text{C}} = 100 \mu\text{A}$ $V_{\text{CB}} = 0 \text{ V}$		50			100		$\text{pA}/^{\circ}\text{C}$
Breakdown Voltage	BV_{CEO}	$I_{\text{C}} = 10 \mu\text{A}$	40			40			V
Collector-Base Leakage Current	I_{CBO}	$V_{\text{CB}} = 40 \text{ V}$		0.5			0.5		nA
Collector-Emitter Leakage Current	I_{CES}	$V_{\text{CE}} = 40 \text{ V}$		5			5		nA
Collector-Substrate Leakage Current	I_{CS}	$V_{\text{CS}} = 40 \text{ V}$		0.7			0.7		nA

ELECTRICAL CHARACTERISTICS (at $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ unless otherwise noted. Each transistor is individually tested. For matching parameters (V_{OS} , I_{OS}) each dual transistor combination is verified to meet stated limits. All tests made at endpoints unless otherwise noted.)

Parameter	Symbol	Conditions	MAT04A			Units
			Min	Typ	Max	
Current Gain	h_{FE}	$10 \mu\text{A} \leq I_{\text{C}} \leq 1 \text{ mA}$ $0 \text{ V} \leq V_{\text{CB}} \leq 30 \text{ V}^1$	175	475		
Offset Voltage	V_{OS}	$10 \mu\text{A} \leq I_{\text{C}} \leq 1 \text{ mA}$ $0 \text{ V} \leq V_{\text{CB}} \leq 30 \text{ V}^2$		70	300	μV
Average Offset Voltage Drift	TCV_{OS}	$I_{\text{C}} = 100 \mu\text{A}$ $V_{\text{CB}} = 0 \text{ V}^3$		0.2	1	$\mu\text{V}/^{\circ}\text{C}$
Input Bias Current	I_{B}	$I_{\text{C}} = 100 \mu\text{A}$ $0 \text{ V} \leq V_{\text{CB}} \leq 30 \text{ V}$		210	570	nA
Input Offset Current	I_{OS}	$I_{\text{C}} = 100 \mu\text{A}$ $V_{\text{CB}} = 0 \text{ V}$		6	30	nA
Average Offset Current Drift	TCI_{OS}	$I_{\text{C}} = 100 \mu\text{A}$ $V_{\text{CB}} = 0 \text{ V}$		50		$\text{pA}/^{\circ}\text{C}$
Breakdown Voltage	BV_{CEO}	$I_{\text{C}} = 10 \mu\text{A}$	40			V
Collector-Base Leakage Current	I_{CBO}	$V_{\text{CB}} = 40 \text{ V}$		5		nA
Collector-Emitter Leakage Current	I_{CES}	$V_{\text{CE}} = 40 \text{ V}$		100		nA
Collector-Substrate Leakage Current	I_{CS}	$V_{\text{CS}} = 40 \text{ V}$		7		nA

NOTES

¹Current gain measured at $I_{\text{C}} = 10 \mu\text{A}$, $100 \mu\text{A}$ and 1 mA .²M measured at $I_{\text{C}} = 10 \mu\text{A}$ and guaranteed by design over the specified range of I_{C} .³G guaranteed by V_{OS} test ($TCV_{\text{OS}} \leq V_{\text{OS}}/T$ for $V_{\text{OS}} \leq V_{\text{BE}}$) where $T = 298 \text{ K}$ for $T_A = 25^{\circ}\text{C}$.

Specifications subject to change without notice.

MAT04

ABSOLUTE MAXIMUM RATINGS¹

Collector-Base Voltage (BV_{CBO})	40 V
Collector-Emitter Voltage (BV_{CEO})	40 V
Collector-Collector Voltage (BV_{CC})	40 V
Emitter-Emitter Voltage (BV_{EE})	40 V
Collector Current	30 mA
Emitter Current	30 mA
Substrate (Pin-4 to Pin-11) Current	30 mA
Operating Temperature Range	
MAT04AY	-55°C to +125°C
MAT04EY	-25°C to +85°C
MAT04FY, FP, FS	-40°C to +85°C
Storage Temperature	
Y Package	-65°C to +150°C
P Package	-65°C to +125°C
Lead Temperature (Soldering, 60 sec)	+300°C

Package Type	θ_{JA}^2	θ_{JC}	Units
14-Lead Cerdip	108	16	°C/W
14-Lead Plastic DIP	83	39	°C/W
14-Lead SO	120	36	°C/W

NOTES

¹Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

² θ_{JA} is specified for worst case mounting conditions, i.e., θ_{JA} is specified for device in socket for cerdip and P-DIP packages; θ_{JA} is specified for device soldered to printed circuit board for SO package.

ORDERING GUIDE¹

Model	$T_A = +25^\circ\text{C}$ $V_{os\ max}$	Temperature Range	Package Description	Package Option
MAT04AY	200 µV	-55°C to +125°C	Cerdip	Q-14
MAT04EY	200 µV	-25°C to +85°C	Cerdip	Q-14
MAT04FY	400 µV	-40°C to +85°C	Cerdip	Q-14
MAT04FP	400 µV	-40°C to +85°C	P-DIP-14	N-14
MAT04FS ²	400 µV	-40°C to +85°C	14-Lead SO ³	SO-14

NOTES

¹Burn-in is available on commercial and industrial temperature range parts in cerdip, plastic DIP, and TO-can packages.

²For availability and burn-in information on SO and PLCC packages, contact your local sales office.

³SO = Small Outline.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the MAT04 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



WAFER TEST LIMITS (at $T_A = +25^\circ\text{C}$ unless otherwise noted. Each transistor is individually tested. For matching parameters (V_{OS} , I_{OS} , Δh_{FE}) each dual transistor combination is verified to meet stated limits. All tests made at endpoints unless otherwise noted)


Parameter	Symbol	Conditions	MAT04N Limits	Units
Current Gain	h_{FE}	$I_C = 100 \mu\text{A}$ $0 \text{ V} \leq V_{CB} \leq 30 \text{ V}$	300	$\mu\text{V m in}$
Current Gain Match	Δh_{FE}	$I_C = 100 \mu\text{A}, V_{CB} = 0 \text{ V}$ $10 \mu\text{A} \leq I_C \leq 1 \text{ mA}$ $0 \text{ V} \leq V_{CB} \leq 30 \text{ V}^1$	4	% m ax
Offset Voltage	V_{OS}	$10 \mu\text{A} \leq I_C \leq 1 \text{ mA}$ $0 \text{ V} \leq V_{CB} \leq 30 \text{ V}^1$	400	$\mu\text{V m ax}$
Offset Voltage Change vs. Collector Current	$\Delta V_{OS}/\Delta I_C$	$10 \mu\text{A} \leq I_C \leq 1 \text{ mA}$ $0 \text{ V} \leq V_{CB} \leq 30 \text{ V}^1$	50	$\mu\text{V m ax}$
Offset Voltage Change vs. V_{CB}	$\Delta V_{OS}/\Delta V_{CB}$	$10 \mu\text{A} \leq I_C \leq 1 \text{ mA}$ $0 \text{ V} \leq V_{CB} \leq 30 \text{ V}^1$	200	$\mu\text{V m ax}$
Bulk Emitter Resistance	r_{BE}	$10 \mu\text{A} \leq I_C \leq 1 \text{ mA}$ $V_{CB} = 0 \text{ V}^2$	0.6	$\Omega \text{ m ax}$
Collector Saturation Voltage	$V_{CE(\text{SAT})}$	$I_B = 100 \mu\text{A}$ $I_C = 1 \text{ mA}$	0.06	V m ax
Input Bias Current	I_B	$I_C = 100 \mu\text{A}$ $0 \text{ V} \leq V_{CB} \leq 30 \text{ V}$	330	nA m ax
Input Offset Current	I_{OS}	$I_C = 100 \mu\text{A}$ $V_{CB} = 0 \text{ V}$	13	nA m ax
Breakdown Voltage	BV_{CEO}	$I_C = 10 \mu\text{A}$	40	V m in

NOTES

¹Current gain measured at $I_C = 10 \mu\text{A}$, $100 \mu\text{A}$ and 1 mA .²Guaranteed by V_{OS} test ($|V_{CEOS}| \leq V_{OS}T$ for $V_{OS} \leq V_{BE}$) where $T = 298^\circ\text{K}$ for $T_A = 25^\circ\text{C}$.

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

DICE CHARACTERISTICS



1. Q1 COLLECTOR
2. Q1 BASE
3. Q1 Emitter
4. SUBSTRATE
5. Q2 Emitter
6. Q2 BASE
7. Q2 COLLECTOR
8. Q3 COLLECTOR
9. Q3 BASE
10. Q3 Emitter
11. SUBSTRATE
12. Q4 Emitter
13. Q4 BASE
14. Q4 COLLECTOR

Die Size 0.060 x 0.060 Inch, 3600 Sq. Mils
(1.52 x 1.52 mm, 2.31 sq. mm)

MAT04—Typical Characteristics




Figure 1. Current Gain
vs. Collector Current




Figure 2. Current Gain
vs. Temperature




Figure 3. Gain Bandwidth vs.
Collector Current




Figure 4. Base-Emitter-On-Voltage
vs. Collector Current




Figure 5. Small Signal Input Resistance (h_{ie}) vs. Collector Current




Figure 6. Small Signal Output
Conductance vs. Collector Current




Figure 7. Saturation Voltage vs.
Collector Current




Figure 8. Noise Voltage Density
vs. Frequency




Figure 9. Noise Voltage Density
vs. Collector Current




Figure 10. Total Noise vs. Collector Current




Figure 11. Collector-to-Base Capacitance vs. Collector-to-Base Voltage




Figure 12. Collector-to-Substrate Capacitance vs. Collector-to-Substrate Voltage

APPLICATION NOTES

It is recommended that one of the substrate pins (pins 4 and 11) be tied to the most negative circuit potential to minimize coupling between devices. Pins 4 and 11 are internally connected.

APPLICATIONS CURRENT SOURCES

The MAT04 can be used to implement a variety of high impedance current mirrors as shown in Figures 13, 14, and 15. These current mirrors can be used as biasing elements and load devices for amplifier stages.




Figure 14. Current Mirror, $I_{OUT} = 2(I_{REF})$




Figure 13. Unity Gain Current Mirror, $I_{OUT} = I_{REF}$

The unity-gain current mirror of Figure 13, using a MAT04AY, has an accuracy of better than 1% and an output impedance of over 100 MΩ at 100 μA. Figures 14 and 15 show modified current mirrors designed for a current gain of two, and one-half respectively. The accuracy of these mirrors is reduced from that of the unity-gain source due to base current errors but is still better than 2%.




Figure 15. Current Mirror, $I_{OUT} = 1/2(I_{REF})$

Figure 16 is a temperature independent current sink that has an accuracy of better than 1% over the military temperature range at an output current of 100 μA to 1 mA. The Schottky diode acts as a clamp to ensure correct circuit start-up at power on. The resistors used in this circuit should be 1% metal-film type.




Figure 16. Temperature Independent Current Sink, $I_{OUT} = 10 \text{ V}/R\Omega$

NONLINEAR FUNCTIONS

An application where precision matched-transistors are a powerful tool is in the generation of nonlinear functions. These circuits are based on the transistor's logarithmic property which takes the following idealized form :

$$V_{BE} = \frac{kT}{q} = \ln \frac{I_c}{I_s}$$

The MAT04, with its excellent logarithmic conformance, maintains this idealized function over many decades of collector current. This, in addition to the stringent parametric matching of the MAT04, enables the implementation of extremely accurate log/antilog circuits.

The circuit of Figure 17 is a vector summer that adds and subtracts logged inputs to generate the following transfer function:

$$V_{OUT} = \frac{1}{\sqrt{2}} \sqrt{V_A^2 + V_B^2}$$

This circuit uses two MAT04AYs and maintains an accuracy of better than 0.5% over an input range of 10 mV to 10 V. The layout of the MAT04s reduces errors due to mismatching and temperature differences between the two precision quad matched-transistors.

Opamps A1 and A2 translate the input voltages into logarithmic valued currents (I_A and I_B in Figure 17) that flow through transistor Q3 and Q5. These currents are summed by transistor Q4 ($I_O = I_A + I_B = \sqrt{I_1^2 + I_2^2}$), which feeds the current-to-voltage converter consisting of opamp A3. To maintain accuracy, 1% metal-film resistors should be used.




Figure 17. Vector Summer

LOW NOISE, HIGH SPEED INSTRUMENTATION AMPLIFIER

The circuit of Figure 18 is a very low noise, high speed amplifier, ideal for use in precision transducer and professional audio applications. The performance of the amplifier is summarized in Table I. Figure 19 shows the input referred spot noise over the 0-25 kHz bandwidth to be flat at $1.2 \text{ nV}/\sqrt{\text{Hz}}$. Figure 20 highlights the low 1/f noise corner at 2 Hz.

The circuit uses a high speed op amp, the OP17, preceded by an input amplifier. This consists of a precision dual matched-transistor, the MAT02, and a feedback V-to-I converter, the MAT04. The arrangement of the MAT04 is known as a "linearized cross quad" which performs the voltage-to-current conversion. The OP17 acts as an overall nulling amplifier to complete the feedback loop. Resistors R1, R2, and R3, R4 form voltage dividers that attenuate the output voltage swing since the "cross quad" arrangement has a limited input range. Biasing for the input stage is set by Zener diode Z1. At low currents the effective zener voltage is about 3.3 V due to the soft knee characteristic of the Zener diode. This results in a bias current of $530 \mu\text{A}$ per side for the input stage. The gain of this amplifier with the values shown in Figure 18 is:

$$\frac{V_{OUT}}{V_{IN}} = \frac{33000}{R_G}$$

Table I. Instrumentation Amplifier Characteristics

Input Noise	G = 1000	$1.2 \text{ nV}/\sqrt{\text{Hz}}$
Voltage Densit y	G = 100	$3.6 \text{ nV}/\sqrt{\text{Hz}}$
	G = 10	$30 \text{ nV}/\sqrt{\text{Hz}}$
Bandwidth	G = 500	400 kHz
	G = 100	1 MHz
	G = 10	1.2 MHz
Slew Rate		$40 \text{ V}/\mu\text{s}$
Common-Mode Rejection	G = 1000	130 dB
Distortion	G = 100 $f = 20 \text{ Hz to } 20 \text{ kHz}$	0.03%
Settling Time	G = 1000	$10 \mu\text{s}$
Power Consumption		350 mW




Figure 18. Low Noise, High Speed Instrumentation Amplifier




Figure 19. Spot Noise of the Instrumentation Amplifier from 0-25 kHz at a Gain of 1000




Figure 20. Low Frequency Noise Spectrum Showing Low 2 Hz Noise Corner. Gain = 1000




Figure 21. Voltage-Controlled Attenuator

VOLTAGE-CONTROLLED ATTENUATOR

The voltage-controlled attenuator (VCA) of figure 21, widely used in professional audio circles, can easily be implemented using a MAT 04. The excellent matching characteristics of the MAT 04 enables the VCA to have a distortion level of under 0.03% over a wide range of control voltages. The VCA accepts a 3 V RMS input and easily handles the full 20 Hz-20 kHz audio bandwidth as shown in Figure 22. Noise level for the VCA is more than 110 dB below maximum output.

In the voltage-controlled attenuator, the input signal modulates the stage current of each differential pair. Opamps A2 and A3 in conjunction with transistors Q5 and Q6 form voltage-to-current converters that transform a single input voltage into differential currents which form the stage currents of each differential pair. The control voltage shifts the current between each side of the two differential pairs, regulating the signal level reaching the output stage which consists of opamp A1. Figure 23 shows the increase in signal attenuation as the control voltage becomes more negative.

The ideal transfer function for the voltage-controlled attenuator is:

$$V_{OUT}/V_{IN} = \frac{2}{1 + \exp\left(\left(-V_{CONTROL}\right)\left(\frac{R_{14}}{R_{13} + R_{14}}\right)\left(\frac{kT}{q}\right)\right)}$$

Where k = Boltzmann constant $1.38 \times 10^{-23} \text{ J/K}$

T = temperature in $^{\circ}\text{K}$

q = electronic charge $= 1.602 \times 10^{-19} \text{ C}$

From the transfer function it can be seen that the maximum gain of the circuit is 2 (6 dB).

To ensure best performance, resistors R2 through R7 should be 1% metal film resistors. Since capacitor C2 can see small amounts of reverse bias when the control voltage is positive, it may be prudent to use a nonpolarized tantalum capacitor.




Figure 22. Voltage-Controlled Attenuator,
Attenuation vs. Frequency





Figure 23. Voltage-Controlled Attenuator,
Attenuation vs. Control Voltage


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

14-Lead Cerdip (Q-14)



14-Lead Plastic DIP (N-14)



14-Lead Narrow-Body SO (R-14/SO-14)

