National Semiconductor is now part of

Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.

May 1998

LM6181 100 mA, 100 MHz Current Feedback Amplifier

National Semiconductor

LM6181 100 mA, 100 MHz Current Feedback Amplifier

General Description

The LM6181 current-feedback amplifier offers an unparalleled combination of bandwidth, slew-rate, and output current. The amplifier can directly drive up to 100 pF capacitive loads without oscillating and a 10V signal into a 50 Ω or 75 Ω back-terminated coax cable system over the full industrial temperature range. This represents a radical enhancement in output drive capability for an 8-pin DIP high-speed amplifier making it ideal for video applications.

Built on National's advanced high-speed VIPTM II (Vertically Integrated PNP) process, the LM6181 employs current-feedback providing bandwidth that does not vary dramatically with gain; 100 MHz at $A_V = -1$, 60 MHz at $A_V = -10$. With a slew rate of 2000V/µs, 2nd harmonic distortion of -50 dBc at 10 MHz and settling time of 50 ns (0.1%) the LM6181 dynamic performance makes it ideal for data acquisition, high speed ATE, and precision pulse amplifier applications.


Features

(Typical unless otherwise noted)

- Slew rate: 2000 V/µs
- Settling time (0.1%): 50 ns
- Characterized for supply ranges: ±5V and ±15V
- Low differential gain and phase error: 0.05%, 0.04°
- High output drive: ±10V into 100Ω
- Guaranteed bandwidth and slew rate
- Improved performance over EL2020, OP160, AD844, LT1223 and HA5004

Applications

- Coax cable driver
- Video amplifier
- Flash ADC buffer
- High frequency filter
- Scanner and Imaging systems



© 1999 National Semiconductor Corporation DS011328

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	±18V
Differential Input Voltage	±6V
Input Voltage	±Supply Voltage
Inverting Input Current	15 mA
Soldering Information	
Dual-In-Line Package (N)	
Soldering (10 sec)	260°C
Small Outline Package (M)	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
Output Short Circuit	(Note 7)

 $\begin{array}{ll} \mbox{Storage Temperature Range} & -65^{\circ}\mbox{C} \leq T_{\rm J} \leq +150^{\circ}\mbox{C} \\ \mbox{Maximum Junction Temperature} & 150^{\circ}\mbox{C} \\ \mbox{ESD Rating (Note 2)} & \pm 3000\mbox{V} \\ \end{array}$

Operating Ratings

Supply Voltage Range	7V to 32V
Junction Temperature Range (Note 3))
LM6181AM	$-55^{\circ}C \le T_{J} \le +125^{\circ}C$
LM6181AI, LM6181I	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
Thermal Resistance (θ_{JA} , θ_{JC})	
8-pin DIP (N)	102°C/W, 42°C/W
8-pin SO (M-8)	153°C/W, 42°C/W
16-pin SO (M)	70°C/W, 38°C/W

±15V DC Electrical Characteristics

The following specifications apply for Supply Voltage = $\pm 15V$, $R_F = 820\Omega$, and $R_L = 1 k\Omega$ unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits $T_J = 25$ °C.

Symbol	Parameter	Conditions	LM6181AM		LM6181AI		LM6181I		Units
			Typical	Limit	Typical	Limit	Typical	Limit	1
			(Note 4)	(Note 5)	(Note 4)	(Note 5)	(Note 4)	(Note 5)	
Vos	Input Offset Voltage		2.0	3.0	2.0	3.0	3.5	5.0	mV
				4.0		3.5		5.5	max
TC V _{OS}	Input Offset Voltage Drift		5.0		5.0		5.0		µV/°C
I _B	Inverting Input Bias Current		2.0	5.0 1 2.0	2.0	5.0 12.0	5.0	10 17.0	µA max
	Non-Inverting Input Bias Current		0.5	1.5 3.0	0.5	1.5 3.0	2.0	3.0 5.0	
TC IB	Inverting Input Bias Current Drift		30	3.0	30	3.0	30	5.0	nA/°C
	Non-Inverting Input Bias Current Drift		10		10		10		
l _B PSR	Inverting Input Bias Current Power Supply Rejection	V _S = ±4.5V, ±16V	0.3	0.5 3.0	0.3	0.5 3.0	0.3	0.75 4.5	µA/V max
	Non-Inverting Input Bias Current Power Supply Rejection	V _S = ±4.5V, ±16V	0.05	0.5 1 .5	0.05	0.5 1 .5	0.05	0.5 3.0	1
I _B	Inverting Input Bias Current	$-10V \le V_{CM} \le +10V$	0.3	0.5	0.3	0.5	0.3	0.75	1
CMR	Common Mode Rejection			0.75		0.75		1.0	
	Non-Inverting Input Bias Current Common Mode Rejection	$-10V \le V_{CM} \le +10V$	0.1	0.5 0.5	0.1	0.5 0.5	0.1	0.5 0.5	
CMRR	Common Mode Rejection Ratio	$-10V \le V_{CM} \le +10V$	60	50 50	60	50 50	60	50 50	dB min
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 4.5 V, \pm 16 V$	80	70 70	80	70 70	80	70 65	dB
Ro	Output Resistance	A _V = -1, f = 300 kHz	0.2	70	0.2	70	0.2	60	min Ω
R _{IN}	Non-Inverting Input Resistance	Αγ1, 1 - 300 KHZ	10		10		10		MΩ min
Vo	Output Voltage Swing	R _L = 1 kΩ	12	11 11	12	11 11	12	11 11	V
		R _L = 100Ω	11	10 7.5	11	10 8.0	11	10 8.0	
I _{SC}	Output Short Circuit Current		130	100 75	130	100 85	130	100 85	mA min

±15V DC Electrical Characteristics (Continued)

The following specifications apply for Supply Voltage = $\pm 15V$, $R_F = 820\Omega$, and $R_L = 1 k\Omega$ unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits $T_L = 25^{\circ}C$.

Symbol	Parameter	Conditions	LM618	B1AM	LM61	81AI	LM61	1811	Units
			Typical	Limit	Typical	Limit	Typical	Limit	
			(Note 4)	(Note 5)	(Note 4)	(Note 5)	(Note 4)	(Note 5)	
ZT	Transimpedance	$R_L = 1 k\Omega$	1.8	1.0	1.8	1.0	1.8	0.8	
				0.5		0.5		0.4	MΩ
		$R_L = 100\Omega$	1.4	0.8	1.4	0.8	1.4	0.7	min
				0.4		0.4		0.35	
Is	Supply Current	No Load, V _O = 0V	7.5	10	7.5	10	7.5	10	mA
				10		10		10	max
V _{CM}	Input Common Mode		V ⁺ – 1.7V		V ⁺ – 1.7V		V* – 1.7V		V
	Voltage Range		V [−] + 1.7V		V ⁻ + 1.7V		V ⁻ + 1.7V		

±15V AC Electrical Characteristics

The following specifications apply for Supply Voltage = $\pm 15V$, R_F = 820Ω , R_L = $1 k\Omega$ unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits T_J = 25° C.

Symbol	Parameter	Conditions	LM61	LM6181AM		LM6181AI		LM6181I	
			Typical	Limit	Typical	Limit	Typical	Limit	
			(Note 4)	(Note 5)	(Note 4)	(Note 5)	(Note 4)	(Note 5)	
BW	Closed Loop Bandwidth	A _V = +2	100		100		100		MHz
	–3 dB	A _V = +10	80		80		80		min
		A _V = -1	100	80	100	80	100	80	
		A _V = -10	60		60		60		
PBW	Power Bandwidth	$A_V = -1, V_O = 5 V_{PP}$	60		60		60		
SR	Slew Rate	Overdriven	2000		2000		2000		V/µs
		$A_V = -1, V_O = \pm 10V,$ 1400 1000 1400 1000	1400	1000	min				
		R _L = 150Ω (Note 6)							
ts	Settling Time (0.1%)	$A_V = -1, V_O = \pm 5V$	50		50		50		ns
		$R_L = 150\Omega$							
t _r , t _f	Rise and Fall Time	V _O = 1 V _{PP}	5		5		5		
tp	Propagation Delay Time	V _O = 1 V _{PP}	6		6		6		
i _{n(+)}	Non-Inverting Input Noise	f = 1 kHz	3		3		3		pA/√Hz
,	Current Density								pA/ (riz
i _{n(-)}	Inverting Input Noise	f = 1 kHz	16		16		16		pA/√Hz
. ,	Current Density								pA/√⊓z
e _n	Input Noise Voltage Density	f = 1 kHz	4		4		4		nV/√Hz
	Second Harmonic Distortion	2 V _{PP} , 10 MHz	-50		-50		-50		dBc
	Third Harmonic Distortion	2 V _{PP} , 10 MHz	-55		-55		-50		
	Differential Gain	R _L = 150Ω							
		A _V = +2	0.05		0.05		0.05		%
		NTSC							
	Differential Phase	R _L = 150Ω							
		A _V = +2	0.04		0.04		0.04		Deg
		NTSC							

The following specifications apply for Supply Voltage = $\pm 5V$, R_E = 820 Ω , and R_L = 1 k Ω unless otherwise noted. **Boldface**

ymbol	Parameter	Conditions	LM6181AM		LM6181AI		LM6181I		Units
-			Typical	Limit	Typical	Limit	Typical	Limit	
			(Note 4)	(Note 5)	(Note 4)	(Note 5)	(Note 4)	(Note 5)	
Vos	Input Offset Voltage		1.0	2.0	1.0	2.0	1.0	3.0	mV
				3.0		2.5		3.5	max
TC	Input Offset Voltage Drift		2.5		2.5		2.5		μV/°
V _{OS}	Inverting Input		5.0	10	5.0	10	5.0	17.5	μA
IВ	Bias Current		5.0	22	5.0	22	5.0	27.0	ma
	Non-Inverting Input		0.25	1.5	0.25	1.5	0.25	3.0	-
	Bias Current		0.25		0.25		0.20		
TC IB	Inverting Input Bias		50	1.5	50	1.5	50	5.0	nA/
IC IB			50		50		50		nA/
	Current Drift				0.0				4
	Non-Inverting Input		3.0		3.0		3.0		
	Bias Current Drift								<u> </u>
B	Inverting Input Bias Current	$V_{S} = \pm 4.0V, \ \pm 6.0V$	0.3	0.5	0.3	0.5	0.3	1.0	μA/ ma
PSR	Power Supply Rejection		0.07	0.5	0.07	0.5	0.0-	1.0	-
	Non-Inverting Input	$V_{S} = \pm 4.0V, \pm 6.0V$	0.05	0.5	0.05	0.5	0.05	0.5	
	Bias Current								
	Power Supply Rejection			0.5		0.5		0.5	4
I _В	Inverting Input Bias Current	$-2.5V \leq V_{CM} \leq +2.5V$	0.3	0.5	0.3	0.5	0.3	1.0	
CMR	Common Mode Rejection			1.0		1.0		1.5	4
	Non-Inverting Input	$-2.5V \le V_{CM} \le +2.5V$	0.12	0.5	0.12	0.5	0.12	0.5	
	Bias Current								
	Common Mode Rejection			1.0		0.5		0.5	
CMRR	Common Mode	$-2.5V \leq V_{CM} \leq +2.5V$	57	50	57	50	57	50	dE mi
	Rejection Ratio			47		47		47	
PSRR	Power Supply	$V_{S} = \pm 4.0V, \ \pm 6.0V$	80	70	80	70	80	64	
	Rejection Ratio			70		70		64	
Ro	Output Resistance	$A_V = -1$, f = 300 kHz	0.25		0.25		0.25		Ω
R _{IN}	Non-Inverting		8		8		8		M
	Input Resistance								mi
Vo	Output Voltage Swing	$R_L = 1 k\Omega$	2.6	2.25	2.6	2.25	2.6	2.25	V
				2.2		2.25		2.25	mi
		$R_L = 100\Omega$	2.2	2.0	2.2	2.0	2.2	2.0	1
				2.0		2.0		2.0	
I _{SC}	Output Short		100	75	100	75	100	75	m/
	Circuit Current			70		70		70	mi
Z _T	Transimpedance	$R_L = 1 k\Omega$	1.4	0.75	1.4	0.75	1.0	0.6	
				0.35		0.4		0.3	M
		$R_L = 100\Omega$	1.0	0.5	1.0	0.5	1.0	0.4	mi
				0.25		0.25		0.2	
Is	Supply Current	No Load, V _O = 0V	6.5	8.5	6.5	8.5	6.5	8.5	m/
				8.5		8.5		8.5	ma
	Input Common Mode		V ⁺ – 1.7V		V ⁺ – 1.7V		V ⁺ – 1.7V		v
V _{CM}	Voltage Range		V ⁻ + 1.7V		V ⁻ + 1.7V		V ⁻ + 1.7V		

The following specifications apply for Supply Voltage = $\pm 5V$, $R_F = 820\Omega$, and $R_L = 1 k\Omega$ unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits $T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	LM61	81AM	LM61	81AI	LM6	1811	Units
			Typical	Limit	Typical	Limit	Typical	Limit	
			(Note 4) (Note 5	(Note 5)	(Note 4)	(Note 5)	(Note 4)	(Note 5)	
BW	Closed Loop Bandwidth –3 dB	A _V = +2	50		50		50		MHz
		A _V = +10	40		40		40		min
		A _V = -1	55	35	55	35	55	35	
		A _V = -10	35		35		35		
PBW	Power Bandwidth	$A_V = -1, V_O = 4 V_{PP}$	40		40		40		
SR	Slew Rate	$A_V = -1, V_O = \pm 2V,$	500	375	500	375	500	375	V/µs
		R _L = 150Ω (Note 6)							min
ts	Settling Time (0.1%)	$A_V = -1, V_O = \pm 2V$	50		50		50		ns
		R _L = 150Ω							
t _r , t _f	Rise and Fall Time	V _O = 1 V _{PP}	8.5		8.5		8.5		
tp	Propagation Delay Time	V _O = 1 V _{PP}	8		8		8		
i _{n(+)}	Non-Inverting Input Noise	f = 1 kHz	3		3		3		pA/√Hz
	Current Density								p/ 0 11 12
i _{n(-)}	Inverting Input Noise	f = 1 kHz	16		16		16		pA/√Hz
	Current Density								p
e _n	Input Noise Voltage Density	f = 1 kHz	4		4		4		nV/√Hz
	Second Harmonic Distortion	2 V _{PP} , 10 MHz	-45		-45		-45		dBc
	Third Harmonic Distortion	2 V _{PP} , 10 MHz	-55		-55		-55		
	Differential Gain	R _L = 150Ω							
		A _V = +2	0.063		0.063		0.063		%
		NTSC							
	Differential Phase	R _L = 150Ω							
		A _V = +2	0.16		0.16		0.16		Deg
		NTSC							

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions the device is intended to be functional, but device parameter specifications may not be guaranteed under these conditions. For guaranteed specifications and test conditions, see the Electrical Characteristics

Note 2: Human body model 100 pF and 1.5 kΩ.

Note 3: The typical junction-to-ambient thermal resistance of the molded plastic DIP(N) package soldered directly into a PC board is 102°C/W. The junction-to-ambient thermal resistance of the S.O. surface mount (M) package mounted flush to the PC board is 70°C/W when pins 1, 4, 8, 9 and 16 are soldered to a total 2 in² 1 oz. copper trace. The 16-pin S.O. (M) package must have pin 4 and at least one of pins 1, 8, 9, or 16 connected to V⁻ for proper operation. The typical junction-to-ambient thermal resistance of the S.O. (M-8) package soldered directly into a PC board is 153°C/W.


Note 4: Typical values represent the most likely parametric norm.


Note 5: All limits guaranteed at room temperature (standard type face) or at operating temperature extremes (bold face type).


Note 6: Measured from +25% to +75% of output waveform.


Note 7: Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±130 mA over a long term basis may adversely affect reliability.


Note 8: For guaranteed Military Temperature Range parameters see RETS6181X.
















www.national.com













Typical Applications


CURRENT FEEDBACK TOPOLOGY

For a conventional voltage feedback amplifier the resulting small-signal bandwidth is inversely proportional to the desired gain to a first order approximation based on the gain-bandwidth concept. In contrast, the current feedback amplifier topology, such as the LM6181, transcends this limitation to offer a signal bandwidth that is relatively independent of the closed-loop gain. *Figure 1a* and *Figure 1b* illustrate that for closed loop gains of -1 and -5 the resulting pulse fidelity suggests quite similar bandwidths for both configurations.





The closed-loop bandwidth of the LM6181 depends on the feedback resistance, R_f . Therefore, R_s and not R_f , must be varied to adjust for the desired closed-loop gain as in *Figure 2*.




POWER SUPPLY BYPASSING AND LAYOUT CONSIDERATIONS

A fundamental requirement for high-speed amplifier design is adequate bypassing of the power supply. It is critical to maintain a wideband low-impedance to ground at the amplifiers supply pins to insure the fidelity of high speed amplifier transient signals. 10 μF tantalum and 0.1 μF ceramic bypass capacitors are recommended for each supply pin. The bypass capacitors should be placed as close to the amplifier pins as possible (0.5" or less).

FEEDBACK RESISTOR SELECTION: R_f

Selecting the feedback resistor, R_f, is a dominant factor in compensating the LM6181. For general applications the LM6181 will maintain specified performance with an 820Ω feedback resistor. Although this value will provide good results for most applications, it may be advantageous to adjust this value slightly. Consider, for instance, the effect on pulse responses with two different configurations where both the closed-loop gains are 2 and the feedback resistors are 820Ω and 1640Ω, respectively. Figure 3a and Figure 3b illustrate the effect of increasing R_f while maintaining the same closed-loop gain-the amplifier bandwidth decreases. Accordingly, larger feedback resistors can be used to slow down the LM6181 (see –3 dB bandwidth vs R_ftypical curves) and reduce overshoot in the time domain response. Conversely, smaller feedback resistance values than 820Ω can be used to compensate for the reduction of bandwidth at high closed loop gains, due to 2nd order effects. For example Figure 4 illustrates reducing R_f to 500 Ω to establish the desired small signal response in an amplifier configured for a closed loop gain of 25.





The slew rate of current feedback amplifiers, in contrast, is not constant. Transient current at the inverting input determines slew rate for both inverting and non-inverting gains. The non-inverting configuration slew rate is also determined by input stage limitations. Accordingly, variations of slew rates occur for different circuit topologies.

DRIVING CAPACITIVE LOADS

The LM6181 can drive significantly larger capacitive loads than many current feedback amplifiers. Although the LM6181 can directly drive as much as 100 pF without oscillating, the resulting response will be a function of the feedback resistor value. *Figure 5* illustrates the small-signal pulse response of the LM6181 while driving a 50 pF load. Ringing persists for approximately 70 ns. To achieve pulse responses with less ringing either the feedback resistor can be increased (see typical curves Suggested R_f and R_s for C_L), or resistive isolation can be used (10Ω–51Ω typically works well). Either technique, however, results in lowering the system bandwidth.

Figure 6 illustrates the improvement obtained with using a 47Ω isolation resistor.





R = 300Ω **-о** V_{оит} LM618 $C = 10 \, pF$ Ś 820 D 820Ω DS011328-22 $f - 3 dB = \frac{1}{2\pi RC}$ 7a Vout (0.2V/div) TIME (50 ns/div) DS011328-23 7b FIGURE 7. RC Limits Amplifier Bandwidth to 50 MHz, Eliminating Peaking in the Resulting Pulse Response

Typical Performance Characteristics

OVERDRIVE RECOVERY


When the output or input voltage range of a high speed amplifier is exceeded, the amplifier must recover from an overdrive condition. The typical recovery times for open-loop, closed-loop, and input common-mode voltage range overdrive conditions are illustrated in *Figures 9, 11, 11, 12* respectively.


The open-loop circuit of *Figure 8* generates an overdrive response by allowing the ± 0.5 V input to exceed the linear input range of the amplifier. Typical positive and negative overdrive recovery times shown in *Figure 9* are 5 ns and 25 ns, respectively.


Provides Higher Fidelity Pulse Response. R_f and R_S Could Be Increased to Maintain A_V = -1 and Improve Pulse Response Characteristics.


CAPACITIVE FEEDBACK

For voltage feedback amplifiers it is quite common to place a small lead compensation capacitor in parallel with feedback resistance, R_f. This compensation serves to reduce the amplifier's peaking in the frequency domain which equivalently tames the transient response. To limit the bandwidth of current feedback amplifiers, do not use a capacitor across R_f. The dynamic impedance of capacitors in the feedback loop reduces the amplifier's stability. Instead, reduced peaking in the frequency response, and bandwidth limiting can be accomplished by adding an RC circuit, as illustrated in *Figure 7b*.









Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-273-7018 Email: support@nsc.com	National Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-532 93 58	National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com	National Semiconductor Japan Ltd. Tei: 81-3-6539-7560 Fax: 81-3-5639-7507
---	--	---	--

National does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.